aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c25
1 files changed, 7 insertions, 18 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
index 2c2f24fff64b..6518993e23a8 100644
--- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
@@ -1104,22 +1104,6 @@ static void sdma_v3_0_ring_emit_vm_flush(struct amdgpu_ring *ring,
1104 SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(10)); /* retry count, poll interval */ 1104 SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(10)); /* retry count, poll interval */
1105} 1105}
1106 1106
1107static unsigned sdma_v3_0_ring_get_emit_ib_size(struct amdgpu_ring *ring)
1108{
1109 return
1110 7 + 6; /* sdma_v3_0_ring_emit_ib */
1111}
1112
1113static unsigned sdma_v3_0_ring_get_dma_frame_size(struct amdgpu_ring *ring)
1114{
1115 return
1116 6 + /* sdma_v3_0_ring_emit_hdp_flush */
1117 3 + /* sdma_v3_0_ring_emit_hdp_invalidate */
1118 6 + /* sdma_v3_0_ring_emit_pipeline_sync */
1119 12 + /* sdma_v3_0_ring_emit_vm_flush */
1120 10 + 10 + 10; /* sdma_v3_0_ring_emit_fence x3 for user fence, vm fence */
1121}
1122
1123static int sdma_v3_0_early_init(void *handle) 1107static int sdma_v3_0_early_init(void *handle)
1124{ 1108{
1125 struct amdgpu_device *adev = (struct amdgpu_device *)handle; 1109 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
@@ -1568,6 +1552,13 @@ static const struct amdgpu_ring_funcs sdma_v3_0_ring_funcs = {
1568 .get_rptr = sdma_v3_0_ring_get_rptr, 1552 .get_rptr = sdma_v3_0_ring_get_rptr,
1569 .get_wptr = sdma_v3_0_ring_get_wptr, 1553 .get_wptr = sdma_v3_0_ring_get_wptr,
1570 .set_wptr = sdma_v3_0_ring_set_wptr, 1554 .set_wptr = sdma_v3_0_ring_set_wptr,
1555 .emit_frame_size =
1556 6 + /* sdma_v3_0_ring_emit_hdp_flush */
1557 3 + /* sdma_v3_0_ring_emit_hdp_invalidate */
1558 6 + /* sdma_v3_0_ring_emit_pipeline_sync */
1559 12 + /* sdma_v3_0_ring_emit_vm_flush */
1560 10 + 10 + 10, /* sdma_v3_0_ring_emit_fence x3 for user fence, vm fence */
1561 .emit_ib_size = 7 + 6, /* sdma_v3_0_ring_emit_ib */
1571 .emit_ib = sdma_v3_0_ring_emit_ib, 1562 .emit_ib = sdma_v3_0_ring_emit_ib,
1572 .emit_fence = sdma_v3_0_ring_emit_fence, 1563 .emit_fence = sdma_v3_0_ring_emit_fence,
1573 .emit_pipeline_sync = sdma_v3_0_ring_emit_pipeline_sync, 1564 .emit_pipeline_sync = sdma_v3_0_ring_emit_pipeline_sync,
@@ -1578,8 +1569,6 @@ static const struct amdgpu_ring_funcs sdma_v3_0_ring_funcs = {
1578 .test_ib = sdma_v3_0_ring_test_ib, 1569 .test_ib = sdma_v3_0_ring_test_ib,
1579 .insert_nop = sdma_v3_0_ring_insert_nop, 1570 .insert_nop = sdma_v3_0_ring_insert_nop,
1580 .pad_ib = sdma_v3_0_ring_pad_ib, 1571 .pad_ib = sdma_v3_0_ring_pad_ib,
1581 .get_emit_ib_size = sdma_v3_0_ring_get_emit_ib_size,
1582 .get_dma_frame_size = sdma_v3_0_ring_get_dma_frame_size,
1583}; 1572};
1584 1573
1585static void sdma_v3_0_set_ring_funcs(struct amdgpu_device *adev) 1574static void sdma_v3_0_set_ring_funcs(struct amdgpu_device *adev)