aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c25
1 files changed, 7 insertions, 18 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
index 16cc1f5d0d4e..7cd24e42aa9a 100644
--- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
+++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
@@ -902,22 +902,6 @@ static void sdma_v2_4_ring_emit_vm_flush(struct amdgpu_ring *ring,
902 SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(10)); /* retry count, poll interval */ 902 SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(10)); /* retry count, poll interval */
903} 903}
904 904
905static unsigned sdma_v2_4_ring_get_emit_ib_size(struct amdgpu_ring *ring)
906{
907 return
908 7 + 6; /* sdma_v2_4_ring_emit_ib */
909}
910
911static unsigned sdma_v2_4_ring_get_dma_frame_size(struct amdgpu_ring *ring)
912{
913 return
914 6 + /* sdma_v2_4_ring_emit_hdp_flush */
915 3 + /* sdma_v2_4_ring_emit_hdp_invalidate */
916 6 + /* sdma_v2_4_ring_emit_pipeline_sync */
917 12 + /* sdma_v2_4_ring_emit_vm_flush */
918 10 + 10 + 10; /* sdma_v2_4_ring_emit_fence x3 for user fence, vm fence */
919}
920
921static int sdma_v2_4_early_init(void *handle) 905static int sdma_v2_4_early_init(void *handle)
922{ 906{
923 struct amdgpu_device *adev = (struct amdgpu_device *)handle; 907 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
@@ -1225,6 +1209,13 @@ static const struct amdgpu_ring_funcs sdma_v2_4_ring_funcs = {
1225 .get_rptr = sdma_v2_4_ring_get_rptr, 1209 .get_rptr = sdma_v2_4_ring_get_rptr,
1226 .get_wptr = sdma_v2_4_ring_get_wptr, 1210 .get_wptr = sdma_v2_4_ring_get_wptr,
1227 .set_wptr = sdma_v2_4_ring_set_wptr, 1211 .set_wptr = sdma_v2_4_ring_set_wptr,
1212 .emit_frame_size =
1213 6 + /* sdma_v2_4_ring_emit_hdp_flush */
1214 3 + /* sdma_v2_4_ring_emit_hdp_invalidate */
1215 6 + /* sdma_v2_4_ring_emit_pipeline_sync */
1216 12 + /* sdma_v2_4_ring_emit_vm_flush */
1217 10 + 10 + 10, /* sdma_v2_4_ring_emit_fence x3 for user fence, vm fence */
1218 .emit_ib_size = 7 + 6, /* sdma_v2_4_ring_emit_ib */
1228 .emit_ib = sdma_v2_4_ring_emit_ib, 1219 .emit_ib = sdma_v2_4_ring_emit_ib,
1229 .emit_fence = sdma_v2_4_ring_emit_fence, 1220 .emit_fence = sdma_v2_4_ring_emit_fence,
1230 .emit_pipeline_sync = sdma_v2_4_ring_emit_pipeline_sync, 1221 .emit_pipeline_sync = sdma_v2_4_ring_emit_pipeline_sync,
@@ -1235,8 +1226,6 @@ static const struct amdgpu_ring_funcs sdma_v2_4_ring_funcs = {
1235 .test_ib = sdma_v2_4_ring_test_ib, 1226 .test_ib = sdma_v2_4_ring_test_ib,
1236 .insert_nop = sdma_v2_4_ring_insert_nop, 1227 .insert_nop = sdma_v2_4_ring_insert_nop,
1237 .pad_ib = sdma_v2_4_ring_pad_ib, 1228 .pad_ib = sdma_v2_4_ring_pad_ib,
1238 .get_emit_ib_size = sdma_v2_4_ring_get_emit_ib_size,
1239 .get_dma_frame_size = sdma_v2_4_ring_get_dma_frame_size,
1240}; 1229};
1241 1230
1242static void sdma_v2_4_set_ring_funcs(struct amdgpu_device *adev) 1231static void sdma_v2_4_set_ring_funcs(struct amdgpu_device *adev)