aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c b/drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c
index 2b435c02ef44..df52824c0cd4 100644
--- a/drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c
+++ b/drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c
@@ -281,29 +281,29 @@ void xgpu_vi_init_golden_registers(struct amdgpu_device *adev)
281 case CHIP_FIJI: 281 case CHIP_FIJI:
282 amdgpu_program_register_sequence(adev, 282 amdgpu_program_register_sequence(adev,
283 xgpu_fiji_mgcg_cgcg_init, 283 xgpu_fiji_mgcg_cgcg_init,
284 (const u32)ARRAY_SIZE( 284 ARRAY_SIZE(
285 xgpu_fiji_mgcg_cgcg_init)); 285 xgpu_fiji_mgcg_cgcg_init));
286 amdgpu_program_register_sequence(adev, 286 amdgpu_program_register_sequence(adev,
287 xgpu_fiji_golden_settings_a10, 287 xgpu_fiji_golden_settings_a10,
288 (const u32)ARRAY_SIZE( 288 ARRAY_SIZE(
289 xgpu_fiji_golden_settings_a10)); 289 xgpu_fiji_golden_settings_a10));
290 amdgpu_program_register_sequence(adev, 290 amdgpu_program_register_sequence(adev,
291 xgpu_fiji_golden_common_all, 291 xgpu_fiji_golden_common_all,
292 (const u32)ARRAY_SIZE( 292 ARRAY_SIZE(
293 xgpu_fiji_golden_common_all)); 293 xgpu_fiji_golden_common_all));
294 break; 294 break;
295 case CHIP_TONGA: 295 case CHIP_TONGA:
296 amdgpu_program_register_sequence(adev, 296 amdgpu_program_register_sequence(adev,
297 xgpu_tonga_mgcg_cgcg_init, 297 xgpu_tonga_mgcg_cgcg_init,
298 (const u32)ARRAY_SIZE( 298 ARRAY_SIZE(
299 xgpu_tonga_mgcg_cgcg_init)); 299 xgpu_tonga_mgcg_cgcg_init));
300 amdgpu_program_register_sequence(adev, 300 amdgpu_program_register_sequence(adev,
301 xgpu_tonga_golden_settings_a11, 301 xgpu_tonga_golden_settings_a11,
302 (const u32)ARRAY_SIZE( 302 ARRAY_SIZE(
303 xgpu_tonga_golden_settings_a11)); 303 xgpu_tonga_golden_settings_a11));
304 amdgpu_program_register_sequence(adev, 304 amdgpu_program_register_sequence(adev,
305 xgpu_tonga_golden_common_all, 305 xgpu_tonga_golden_common_all,
306 (const u32)ARRAY_SIZE( 306 ARRAY_SIZE(
307 xgpu_tonga_golden_common_all)); 307 xgpu_tonga_golden_common_all));
308 break; 308 break;
309 default: 309 default: