aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c26
1 files changed, 2 insertions, 24 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
index 3c2b678436f2..764e068fc2dd 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
@@ -2147,26 +2147,6 @@ static void gfx_v7_0_ring_emit_vgt_flush(struct amdgpu_ring *ring)
2147 EVENT_INDEX(0)); 2147 EVENT_INDEX(0));
2148} 2148}
2149 2149
2150
2151/**
2152 * gfx_v7_0_ring_emit_hdp_invalidate - emit an hdp invalidate on the cp
2153 *
2154 * @adev: amdgpu_device pointer
2155 * @ridx: amdgpu ring index
2156 *
2157 * Emits an hdp invalidate on the cp.
2158 */
2159static void gfx_v7_0_ring_emit_hdp_invalidate(struct amdgpu_ring *ring)
2160{
2161 amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
2162 amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |
2163 WRITE_DATA_DST_SEL(0) |
2164 WR_CONFIRM));
2165 amdgpu_ring_write(ring, mmHDP_DEBUG0);
2166 amdgpu_ring_write(ring, 0);
2167 amdgpu_ring_write(ring, 1);
2168}
2169
2170/** 2150/**
2171 * gfx_v7_0_ring_emit_fence_gfx - emit a fence on the gfx ring 2151 * gfx_v7_0_ring_emit_fence_gfx - emit a fence on the gfx ring
2172 * 2152 *
@@ -5110,7 +5090,7 @@ static const struct amdgpu_ring_funcs gfx_v7_0_ring_funcs_gfx = {
5110 .emit_frame_size = 5090 .emit_frame_size =
5111 20 + /* gfx_v7_0_ring_emit_gds_switch */ 5091 20 + /* gfx_v7_0_ring_emit_gds_switch */
5112 7 + /* gfx_v7_0_ring_emit_hdp_flush */ 5092 7 + /* gfx_v7_0_ring_emit_hdp_flush */
5113 5 + /* gfx_v7_0_ring_emit_hdp_invalidate */ 5093 5 + /* hdp invalidate */
5114 12 + 12 + 12 + /* gfx_v7_0_ring_emit_fence_gfx x3 for user fence, vm fence */ 5094 12 + 12 + 12 + /* gfx_v7_0_ring_emit_fence_gfx x3 for user fence, vm fence */
5115 7 + 4 + /* gfx_v7_0_ring_emit_pipeline_sync */ 5095 7 + 4 + /* gfx_v7_0_ring_emit_pipeline_sync */
5116 CIK_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 + 6 + /* gfx_v7_0_ring_emit_vm_flush */ 5096 CIK_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 + 6 + /* gfx_v7_0_ring_emit_vm_flush */
@@ -5122,7 +5102,6 @@ static const struct amdgpu_ring_funcs gfx_v7_0_ring_funcs_gfx = {
5122 .emit_vm_flush = gfx_v7_0_ring_emit_vm_flush, 5102 .emit_vm_flush = gfx_v7_0_ring_emit_vm_flush,
5123 .emit_gds_switch = gfx_v7_0_ring_emit_gds_switch, 5103 .emit_gds_switch = gfx_v7_0_ring_emit_gds_switch,
5124 .emit_hdp_flush = gfx_v7_0_ring_emit_hdp_flush, 5104 .emit_hdp_flush = gfx_v7_0_ring_emit_hdp_flush,
5125 .emit_hdp_invalidate = gfx_v7_0_ring_emit_hdp_invalidate,
5126 .test_ring = gfx_v7_0_ring_test_ring, 5105 .test_ring = gfx_v7_0_ring_test_ring,
5127 .test_ib = gfx_v7_0_ring_test_ib, 5106 .test_ib = gfx_v7_0_ring_test_ib,
5128 .insert_nop = amdgpu_ring_insert_nop, 5107 .insert_nop = amdgpu_ring_insert_nop,
@@ -5142,7 +5121,7 @@ static const struct amdgpu_ring_funcs gfx_v7_0_ring_funcs_compute = {
5142 .emit_frame_size = 5121 .emit_frame_size =
5143 20 + /* gfx_v7_0_ring_emit_gds_switch */ 5122 20 + /* gfx_v7_0_ring_emit_gds_switch */
5144 7 + /* gfx_v7_0_ring_emit_hdp_flush */ 5123 7 + /* gfx_v7_0_ring_emit_hdp_flush */
5145 5 + /* gfx_v7_0_ring_emit_hdp_invalidate */ 5124 5 + /* hdp invalidate */
5146 7 + /* gfx_v7_0_ring_emit_pipeline_sync */ 5125 7 + /* gfx_v7_0_ring_emit_pipeline_sync */
5147 CIK_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 + /* gfx_v7_0_ring_emit_vm_flush */ 5126 CIK_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 + /* gfx_v7_0_ring_emit_vm_flush */
5148 7 + 7 + 7, /* gfx_v7_0_ring_emit_fence_compute x3 for user fence, vm fence */ 5127 7 + 7 + 7, /* gfx_v7_0_ring_emit_fence_compute x3 for user fence, vm fence */
@@ -5153,7 +5132,6 @@ static const struct amdgpu_ring_funcs gfx_v7_0_ring_funcs_compute = {
5153 .emit_vm_flush = gfx_v7_0_ring_emit_vm_flush, 5132 .emit_vm_flush = gfx_v7_0_ring_emit_vm_flush,
5154 .emit_gds_switch = gfx_v7_0_ring_emit_gds_switch, 5133 .emit_gds_switch = gfx_v7_0_ring_emit_gds_switch,
5155 .emit_hdp_flush = gfx_v7_0_ring_emit_hdp_flush, 5134 .emit_hdp_flush = gfx_v7_0_ring_emit_hdp_flush,
5156 .emit_hdp_invalidate = gfx_v7_0_ring_emit_hdp_invalidate,
5157 .test_ring = gfx_v7_0_ring_test_ring, 5135 .test_ring = gfx_v7_0_ring_test_ring,
5158 .test_ib = gfx_v7_0_ring_test_ib, 5136 .test_ib = gfx_v7_0_ring_test_ib,
5159 .insert_nop = amdgpu_ring_insert_nop, 5137 .insert_nop = amdgpu_ring_insert_nop,