1 files changed, 354 insertions, 0 deletions

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ib.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ib.c
new file mode 100644
index 000000000000..bc0fac618a3f
--- /dev/null
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ib.c
@@ -0,0 +1,354 @@
+/*
+ * Copyright 2008 Advanced Micro Devices, Inc.
+ * Copyright 2008 Red Hat Inc.
+ * Copyright 2009 Jerome Glisse.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
+ * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
+ * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * Authors: Dave Airlie
+ *          Alex Deucher
+ *          Jerome Glisse
+ *          Christian König
+ */
+#include <linux/seq_file.h>
+#include <linux/slab.h>
+#include <drm/drmP.h>
+#include <drm/amdgpu_drm.h>
+#include "amdgpu.h"
+#include "atom.h"
+
+/*
+ * IB
+ * IBs (Indirect Buffers) and areas of GPU accessible memory where
+ * commands are stored.  You can put a pointer to the IB in the
+ * command ring and the hw will fetch the commands from the IB
+ * and execute them.  Generally userspace acceleration drivers
+ * produce command buffers which are send to the kernel and
+ * put in IBs for execution by the requested ring.
+ */
+static int amdgpu_debugfs_sa_init(struct amdgpu_device *adev);
+
+/**
+ * amdgpu_ib_get - request an IB (Indirect Buffer)
+ *
+ * @ring: ring index the IB is associated with
+ * @size: requested IB size
+ * @ib: IB object returned
+ *
+ * Request an IB (all asics).  IBs are allocated using the
+ * suballocator.
+ * Returns 0 on success, error on failure.
+ */
+int amdgpu_ib_get(struct amdgpu_ring *ring, struct amdgpu_vm *vm,
+                  unsigned size, struct amdgpu_ib *ib)
+{
+        struct amdgpu_device *adev = ring->adev;
+        int r;
+
+        if (size) {
+                r = amdgpu_sa_bo_new(adev, &adev->ring_tmp_bo,
+                                      &ib->sa_bo, size, 256);
+                if (r) {
+                        dev_err(adev->dev, "failed to get a new IB (%d)\n", r);
+                        return r;
+                }
+
+                ib->ptr = amdgpu_sa_bo_cpu_addr(ib->sa_bo);
+
+                if (!vm)
+                        ib->gpu_addr = amdgpu_sa_bo_gpu_addr(ib->sa_bo);
+                else
+                        ib->gpu_addr = 0;
+
+        } else {
+                ib->sa_bo = NULL;
+                ib->ptr = NULL;
+                ib->gpu_addr = 0;
+        }
+
+        amdgpu_sync_create(&ib->sync);
+
+        ib->ring = ring;
+        ib->fence = NULL;
+        ib->user = NULL;
+        ib->vm = vm;
+        ib->gds_base = 0;
+        ib->gds_size = 0;
+        ib->gws_base = 0;
+        ib->gws_size = 0;
+        ib->oa_base = 0;
+        ib->oa_size = 0;
+        ib->flags = 0;
+
+        return 0;
+}
+
+/**
+ * amdgpu_ib_free - free an IB (Indirect Buffer)
+ *
+ * @adev: amdgpu_device pointer
+ * @ib: IB object to free
+ *
+ * Free an IB (all asics).
+ */
+void amdgpu_ib_free(struct amdgpu_device *adev, struct amdgpu_ib *ib)
+{
+        amdgpu_sync_free(adev, &ib->sync, ib->fence);
+        amdgpu_sa_bo_free(adev, &ib->sa_bo, ib->fence);
+        amdgpu_fence_unref(&ib->fence);
+}
+
+/**
+ * amdgpu_ib_schedule - schedule an IB (Indirect Buffer) on the ring
+ *
+ * @adev: amdgpu_device pointer
+ * @num_ibs: number of IBs to schedule
+ * @ibs: IB objects to schedule
+ * @owner: owner for creating the fences
+ *
+ * Schedule an IB on the associated ring (all asics).
+ * Returns 0 on success, error on failure.
+ *
+ * On SI, there are two parallel engines fed from the primary ring,
+ * the CE (Constant Engine) and the DE (Drawing Engine).  Since
+ * resource descriptors have moved to memory, the CE allows you to
+ * prime the caches while the DE is updating register state so that
+ * the resource descriptors will be already in cache when the draw is
+ * processed.  To accomplish this, the userspace driver submits two
+ * IBs, one for the CE and one for the DE.  If there is a CE IB (called
+ * a CONST_IB), it will be put on the ring prior to the DE IB.  Prior
+ * to SI there was just a DE IB.
+ */
+int amdgpu_ib_schedule(struct amdgpu_device *adev, unsigned num_ibs,
+                       struct amdgpu_ib *ibs, void *owner)
+{
+        struct amdgpu_ib *ib = &ibs[0];
+        struct amdgpu_ring *ring;
+        struct amdgpu_ctx *ctx, *old_ctx;
+        struct amdgpu_vm *vm;
+        unsigned i;
+        int r = 0;
+
+        if (num_ibs == 0)
+                return -EINVAL;
+
+        ring = ibs->ring;
+        ctx = ibs->ctx;
+        vm = ibs->vm;
+
+        if (!ring->ready) {
+                dev_err(adev->dev, "couldn't schedule ib\n");
+                return -EINVAL;
+        }
+
+        r = amdgpu_ring_lock(ring, (256 + AMDGPU_NUM_SYNCS * 8) * num_ibs);
+        if (r) {
+                dev_err(adev->dev, "scheduling IB failed (%d).\n", r);
+                return r;
+        }
+
+        if (vm) {
+                /* grab a vm id if necessary */
+                struct amdgpu_fence *vm_id_fence = NULL;
+                vm_id_fence = amdgpu_vm_grab_id(ibs->ring, ibs->vm);
+                amdgpu_sync_fence(&ibs->sync, vm_id_fence);
+        }
+
+        r = amdgpu_sync_rings(&ibs->sync, ring);
+        if (r) {
+                amdgpu_ring_unlock_undo(ring);
+                dev_err(adev->dev, "failed to sync rings (%d)\n", r);
+                return r;
+        }
+
+        if (vm) {
+                /* do context switch */
+                amdgpu_vm_flush(ring, vm, ib->sync.last_vm_update);
+
+                if (ring->funcs->emit_gds_switch)
+                        amdgpu_ring_emit_gds_switch(ring, ib->vm->ids[ring->idx].id,
+                                                    ib->gds_base, ib->gds_size,
+                                                    ib->gws_base, ib->gws_size,
+                                                    ib->oa_base, ib->oa_size);
+
+                if (ring->funcs->emit_hdp_flush)
+                        amdgpu_ring_emit_hdp_flush(ring);
+        }
+
+        old_ctx = ring->current_ctx;
+        for (i = 0; i < num_ibs; ++i) {
+                ib = &ibs[i];
+
+                if (ib->ring != ring || ib->ctx != ctx || ib->vm != vm) {
+                        ring->current_ctx = old_ctx;
+                        amdgpu_ring_unlock_undo(ring);
+                        return -EINVAL;
+                }
+                amdgpu_ring_emit_ib(ring, ib);
+                ring->current_ctx = ctx;
+        }
+
+        r = amdgpu_fence_emit(ring, owner, &ib->fence);
+        if (r) {
+                dev_err(adev->dev, "failed to emit fence (%d)\n", r);
+                ring->current_ctx = old_ctx;
+                amdgpu_ring_unlock_undo(ring);
+                return r;
+        }
+
+        /* wrap the last IB with fence */
+        if (ib->user) {
+                uint64_t addr = amdgpu_bo_gpu_offset(ib->user->bo);
+                addr += ib->user->offset;
+                amdgpu_ring_emit_fence(ring, addr, ib->fence->seq,
+                                       AMDGPU_FENCE_FLAG_64BIT);
+        }
+
+        if (ib->vm)
+                amdgpu_vm_fence(adev, ib->vm, ib->fence);
+
+        amdgpu_ring_unlock_commit(ring);
+        return 0;
+}
+
+/**
+ * amdgpu_ib_pool_init - Init the IB (Indirect Buffer) pool
+ *
+ * @adev: amdgpu_device pointer
+ *
+ * Initialize the suballocator to manage a pool of memory
+ * for use as IBs (all asics).
+ * Returns 0 on success, error on failure.
+ */
+int amdgpu_ib_pool_init(struct amdgpu_device *adev)
+{
+        int r;
+
+        if (adev->ib_pool_ready) {
+                return 0;
+        }
+        r = amdgpu_sa_bo_manager_init(adev, &adev->ring_tmp_bo,
+                                      AMDGPU_IB_POOL_SIZE*64*1024,
+                                      AMDGPU_GPU_PAGE_SIZE,
+                                      AMDGPU_GEM_DOMAIN_GTT);
+        if (r) {
+                return r;
+        }
+
+        r = amdgpu_sa_bo_manager_start(adev, &adev->ring_tmp_bo);
+        if (r) {
+                return r;
+        }
+
+        adev->ib_pool_ready = true;
+        if (amdgpu_debugfs_sa_init(adev)) {
+                dev_err(adev->dev, "failed to register debugfs file for SA\n");
+        }
+        return 0;
+}
+
+/**
+ * amdgpu_ib_pool_fini - Free the IB (Indirect Buffer) pool
+ *
+ * @adev: amdgpu_device pointer
+ *
+ * Tear down the suballocator managing the pool of memory
+ * for use as IBs (all asics).
+ */
+void amdgpu_ib_pool_fini(struct amdgpu_device *adev)
+{
+        if (adev->ib_pool_ready) {
+                amdgpu_sa_bo_manager_suspend(adev, &adev->ring_tmp_bo);
+                amdgpu_sa_bo_manager_fini(adev, &adev->ring_tmp_bo);
+                adev->ib_pool_ready = false;
+        }
+}
+
+/**
+ * amdgpu_ib_ring_tests - test IBs on the rings
+ *
+ * @adev: amdgpu_device pointer
+ *
+ * Test an IB (Indirect Buffer) on each ring.
+ * If the test fails, disable the ring.
+ * Returns 0 on success, error if the primary GFX ring
+ * IB test fails.
+ */
+int amdgpu_ib_ring_tests(struct amdgpu_device *adev)
+{
+        unsigned i;
+        int r;
+
+        for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
+                struct amdgpu_ring *ring = adev->rings[i];
+
+                if (!ring || !ring->ready)
+                        continue;
+
+                r = amdgpu_ring_test_ib(ring);
+                if (r) {
+                        ring->ready = false;
+                        adev->needs_reset = false;
+
+                        if (ring == &adev->gfx.gfx_ring[0]) {
+                                /* oh, oh, that's really bad */
+                                DRM_ERROR("amdgpu: failed testing IB on GFX ring (%d).\n", r);
+                                adev->accel_working = false;
+                                return r;
+
+                        } else {
+                                /* still not good, but we can live with it */
+                                DRM_ERROR("amdgpu: failed testing IB on ring %d (%d).\n", i, r);
+                        }
+                }
+        }
+        return 0;
+}
+
+/*
+ * Debugfs info
+ */
+#if defined(CONFIG_DEBUG_FS)
+
+static int amdgpu_debugfs_sa_info(struct seq_file *m, void *data)
+{
+        struct drm_info_node *node = (struct drm_info_node *) m->private;
+        struct drm_device *dev = node->minor->dev;
+        struct amdgpu_device *adev = dev->dev_private;
+
+        amdgpu_sa_bo_dump_debug_info(&adev->ring_tmp_bo, m);
+
+        return 0;
+
+}
+
+static struct drm_info_list amdgpu_debugfs_sa_list[] = {
+        {"amdgpu_sa_info", &amdgpu_debugfs_sa_info, 0, NULL},
+};
+
+#endif
+
+static int amdgpu_debugfs_sa_init(struct amdgpu_device *adev)
+{
+#if defined(CONFIG_DEBUG_FS)
+        return amdgpu_debugfs_add_files(adev, amdgpu_debugfs_sa_list, 1);
+#else
+        return 0;
+#endif
+}