aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/sibyte/bcm1480/irq.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/sibyte/bcm1480/irq.c')
-rw-r--r--arch/mips/sibyte/bcm1480/irq.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/mips/sibyte/bcm1480/irq.c b/arch/mips/sibyte/bcm1480/irq.c
index 215713e1f3c4..09d6e16a70f1 100644
--- a/arch/mips/sibyte/bcm1480/irq.c
+++ b/arch/mips/sibyte/bcm1480/irq.c
@@ -283,10 +283,10 @@ void __init arch_init_irq(void)
283 for (cpu = 0; cpu < 4; cpu++) { 283 for (cpu = 0; cpu < 4; cpu++) {
284 __raw_writeq(IMR_IP3_VAL, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MAP_BASE_H) + 284 __raw_writeq(IMR_IP3_VAL, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MAP_BASE_H) +
285 (K_BCM1480_INT_MBOX_0_0 << 3))); 285 (K_BCM1480_INT_MBOX_0_0 << 3)));
286 } 286 }
287 287
288 288
289 /* Clear the mailboxes. The firmware may leave them dirty */ 289 /* Clear the mailboxes. The firmware may leave them dirty */
290 for (cpu = 0; cpu < 4; cpu++) { 290 for (cpu = 0; cpu < 4; cpu++) {
291 __raw_writeq(0xffffffffffffffffULL, 291 __raw_writeq(0xffffffffffffffffULL,
292 IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_MAILBOX_0_CLR_CPU))); 292 IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_MAILBOX_0_CLR_CPU)));
@@ -307,7 +307,7 @@ void __init arch_init_irq(void)
307 307
308 /* 308 /*
309 * Note that the timer interrupts are also mapped, but this is 309 * Note that the timer interrupts are also mapped, but this is
310 * done in bcm1480_time_init(). Also, the profiling driver 310 * done in bcm1480_time_init(). Also, the profiling driver
311 * does its own management of IP7. 311 * does its own management of IP7.
312 */ 312 */
313 313
@@ -325,7 +325,7 @@ static inline void dispatch_ip2(void)
325 325
326 /* 326 /*
327 * Default...we've hit an IP[2] interrupt, which means we've got to 327 * Default...we've hit an IP[2] interrupt, which means we've got to
328 * check the 1480 interrupt registers to figure out what to do. Need 328 * check the 1480 interrupt registers to figure out what to do. Need
329 * to detect which CPU we're on, now that smp_affinity is supported. 329 * to detect which CPU we're on, now that smp_affinity is supported.
330 */ 330 */
331 base = A_BCM1480_IMR_MAPPER(cpu); 331 base = A_BCM1480_IMR_MAPPER(cpu);