aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/sun7i-a20.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot/dts/sun7i-a20.dtsi')
-rw-r--r--arch/arm/boot/dts/sun7i-a20.dtsi34
1 files changed, 33 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/sun7i-a20.dtsi b/arch/arm/boot/dts/sun7i-a20.dtsi
index 01e94664232a..4011628c7381 100644
--- a/arch/arm/boot/dts/sun7i-a20.dtsi
+++ b/arch/arm/boot/dts/sun7i-a20.dtsi
@@ -586,7 +586,7 @@
586 clocks = <&apb0_gates 5>; 586 clocks = <&apb0_gates 5>;
587 gpio-controller; 587 gpio-controller;
588 interrupt-controller; 588 interrupt-controller;
589 #address-cells = <1>; 589 #interrupt-cells = <2>;
590 #size-cells = <0>; 590 #size-cells = <0>;
591 #gpio-cells = <3>; 591 #gpio-cells = <3>;
592 592
@@ -738,6 +738,20 @@
738 allwinner,drive = <2>; 738 allwinner,drive = <2>;
739 allwinner,pull = <0>; 739 allwinner,pull = <0>;
740 }; 740 };
741
742 ir0_pins_a: ir0@0 {
743 allwinner,pins = "PB3","PB4";
744 allwinner,function = "ir0";
745 allwinner,drive = <0>;
746 allwinner,pull = <0>;
747 };
748
749 ir1_pins_a: ir1@0 {
750 allwinner,pins = "PB22","PB23";
751 allwinner,function = "ir1";
752 allwinner,drive = <0>;
753 allwinner,pull = <0>;
754 };
741 }; 755 };
742 756
743 timer@01c20c00 { 757 timer@01c20c00 {
@@ -771,6 +785,24 @@
771 status = "disabled"; 785 status = "disabled";
772 }; 786 };
773 787
788 ir0: ir@01c21800 {
789 compatible = "allwinner,sun4i-a10-ir";
790 clocks = <&apb0_gates 6>, <&ir0_clk>;
791 clock-names = "apb", "ir";
792 interrupts = <0 5 4>;
793 reg = <0x01c21800 0x40>;
794 status = "disabled";
795 };
796
797 ir1: ir@01c21c00 {
798 compatible = "allwinner,sun4i-a10-ir";
799 clocks = <&apb0_gates 7>, <&ir1_clk>;
800 clock-names = "apb", "ir";
801 interrupts = <0 6 4>;
802 reg = <0x01c21c00 0x40>;
803 status = "disabled";
804 };
805
774 sid: eeprom@01c23800 { 806 sid: eeprom@01c23800 {
775 compatible = "allwinner,sun7i-a20-sid"; 807 compatible = "allwinner,sun7i-a20-sid";
776 reg = <0x01c23800 0x200>; 808 reg = <0x01c23800 0x200>;