aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/stm32f746.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot/dts/stm32f746.dtsi')
-rw-r--r--arch/arm/boot/dts/stm32f746.dtsi12
1 files changed, 6 insertions, 6 deletions
diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
index 5633860037d2..5f9417894059 100644
--- a/arch/arm/boot/dts/stm32f746.dtsi
+++ b/arch/arm/boot/dts/stm32f746.dtsi
@@ -136,7 +136,7 @@
136 }; 136 };
137 137
138 usart2: serial@40004400 { 138 usart2: serial@40004400 {
139 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 139 compatible = "st,stm32f7-uart";
140 reg = <0x40004400 0x400>; 140 reg = <0x40004400 0x400>;
141 interrupts = <38>; 141 interrupts = <38>;
142 clocks = <&rcc 1 CLK_USART2>; 142 clocks = <&rcc 1 CLK_USART2>;
@@ -144,7 +144,7 @@
144 }; 144 };
145 145
146 usart3: serial@40004800 { 146 usart3: serial@40004800 {
147 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 147 compatible = "st,stm32f7-uart";
148 reg = <0x40004800 0x400>; 148 reg = <0x40004800 0x400>;
149 interrupts = <39>; 149 interrupts = <39>;
150 clocks = <&rcc 1 CLK_USART3>; 150 clocks = <&rcc 1 CLK_USART3>;
@@ -177,7 +177,7 @@
177 }; 177 };
178 178
179 usart7: serial@40007800 { 179 usart7: serial@40007800 {
180 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 180 compatible = "st,stm32f7-uart";
181 reg = <0x40007800 0x400>; 181 reg = <0x40007800 0x400>;
182 interrupts = <82>; 182 interrupts = <82>;
183 clocks = <&rcc 1 CLK_UART7>; 183 clocks = <&rcc 1 CLK_UART7>;
@@ -185,7 +185,7 @@
185 }; 185 };
186 186
187 usart8: serial@40007c00 { 187 usart8: serial@40007c00 {
188 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 188 compatible = "st,stm32f7-uart";
189 reg = <0x40007c00 0x400>; 189 reg = <0x40007c00 0x400>;
190 interrupts = <83>; 190 interrupts = <83>;
191 clocks = <&rcc 1 CLK_UART8>; 191 clocks = <&rcc 1 CLK_UART8>;
@@ -193,7 +193,7 @@
193 }; 193 };
194 194
195 usart1: serial@40011000 { 195 usart1: serial@40011000 {
196 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 196 compatible = "st,stm32f7-uart";
197 reg = <0x40011000 0x400>; 197 reg = <0x40011000 0x400>;
198 interrupts = <37>; 198 interrupts = <37>;
199 clocks = <&rcc 1 CLK_USART1>; 199 clocks = <&rcc 1 CLK_USART1>;
@@ -201,7 +201,7 @@
201 }; 201 };
202 202
203 usart6: serial@40011400 { 203 usart6: serial@40011400 {
204 compatible = "st,stm32f7-usart", "st,stm32f7-uart"; 204 compatible = "st,stm32f7-uart";
205 reg = <0x40011400 0x400>; 205 reg = <0x40011400 0x400>;
206 interrupts = <71>; 206 interrupts = <71>;
207 clocks = <&rcc 1 CLK_USART6>; 207 clocks = <&rcc 1 CLK_USART6>;