aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/dma
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/dma')
-rw-r--r--Documentation/devicetree/bindings/dma/qcom_hidma_mgmt.txt4
-rw-r--r--Documentation/devicetree/bindings/dma/zxdma.txt2
2 files changed, 3 insertions, 3 deletions
diff --git a/Documentation/devicetree/bindings/dma/qcom_hidma_mgmt.txt b/Documentation/devicetree/bindings/dma/qcom_hidma_mgmt.txt
index 55492c264d17..b3408cc57be6 100644
--- a/Documentation/devicetree/bindings/dma/qcom_hidma_mgmt.txt
+++ b/Documentation/devicetree/bindings/dma/qcom_hidma_mgmt.txt
@@ -73,7 +73,7 @@ Hypervisor OS configuration:
73 max-read-transactions = <31>; 73 max-read-transactions = <31>;
74 channel-reset-timeout-cycles = <0x500>; 74 channel-reset-timeout-cycles = <0x500>;
75 75
76 hidma_24: dma-controller@0x5c050000 { 76 hidma_24: dma-controller@5c050000 {
77 compatible = "qcom,hidma-1.0"; 77 compatible = "qcom,hidma-1.0";
78 reg = <0 0x5c050000 0x0 0x1000>, 78 reg = <0 0x5c050000 0x0 0x1000>,
79 <0 0x5c0b0000 0x0 0x1000>; 79 <0 0x5c0b0000 0x0 0x1000>;
@@ -85,7 +85,7 @@ Hypervisor OS configuration:
85 85
86Guest OS configuration: 86Guest OS configuration:
87 87
88 hidma_24: dma-controller@0x5c050000 { 88 hidma_24: dma-controller@5c050000 {
89 compatible = "qcom,hidma-1.0"; 89 compatible = "qcom,hidma-1.0";
90 reg = <0 0x5c050000 0x0 0x1000>, 90 reg = <0 0x5c050000 0x0 0x1000>,
91 <0 0x5c0b0000 0x0 0x1000>; 91 <0 0x5c0b0000 0x0 0x1000>;
diff --git a/Documentation/devicetree/bindings/dma/zxdma.txt b/Documentation/devicetree/bindings/dma/zxdma.txt
index abec59f35fde..0ab80f69e566 100644
--- a/Documentation/devicetree/bindings/dma/zxdma.txt
+++ b/Documentation/devicetree/bindings/dma/zxdma.txt
@@ -13,7 +13,7 @@ Required properties:
13Example: 13Example:
14 14
15Controller: 15Controller:
16 dma: dma-controller@0x09c00000{ 16 dma: dma-controller@09c00000{
17 compatible = "zte,zx296702-dma"; 17 compatible = "zte,zx296702-dma";
18 reg = <0x09c00000 0x1000>; 18 reg = <0x09c00000 0x1000>;
19 clocks = <&topclk ZX296702_DMA_ACLK>; 19 clocks = <&topclk ZX296702_DMA_ACLK>;