aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm64/boot/dts/marvell/armada-7040-db.dts30
-rw-r--r--arch/arm64/boot/dts/marvell/armada-70x0.dtsi14
-rw-r--r--arch/arm64/boot/dts/marvell/armada-cp110-master.dtsi4
-rw-r--r--arch/arm64/boot/dts/marvell/armada-cp110-slave.dtsi3
4 files changed, 49 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/marvell/armada-7040-db.dts b/arch/arm64/boot/dts/marvell/armada-7040-db.dts
index 8588c6de3c8e..8f3b395c786c 100644
--- a/arch/arm64/boot/dts/marvell/armada-7040-db.dts
+++ b/arch/arm64/boot/dts/marvell/armada-7040-db.dts
@@ -146,6 +146,36 @@
146 }; 146 };
147}; 147};
148 148
149&cpm_nand {
150 /*
151 * SPI on CPM and NAND have common pins on this board. We can
152 * use only one at a time. To enable the NAND (whihch will
153 * disable the SPI), the "status = "okay";" line have to be
154 * added here.
155 */
156 num-cs = <1>;
157 pinctrl-0 = <&nand_pins>, <&nand_rb>;
158 pinctrl-names = "default";
159 nand-ecc-strength = <4>;
160 nand-ecc-step-size = <512>;
161 marvell,nand-enable-arbiter;
162 nand-on-flash-bbt;
163
164 partition@0 {
165 label = "U-Boot";
166 reg = <0 0x200000>;
167 };
168 partition@200000 {
169 label = "Linux";
170 reg = <0x200000 0xe00000>;
171 };
172 partition@1000000 {
173 label = "Filesystem";
174 reg = <0x1000000 0x3f000000>;
175 };
176};
177
178
149&cpm_spi1 { 179&cpm_spi1 {
150 status = "okay"; 180 status = "okay";
151 181
diff --git a/arch/arm64/boot/dts/marvell/armada-70x0.dtsi b/arch/arm64/boot/dts/marvell/armada-70x0.dtsi
index 860b6ae9dcc5..0e1a1e5be399 100644
--- a/arch/arm64/boot/dts/marvell/armada-70x0.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-70x0.dtsi
@@ -64,5 +64,19 @@
64&cpm_syscon0 { 64&cpm_syscon0 {
65 cpm_pinctrl: pinctrl { 65 cpm_pinctrl: pinctrl {
66 compatible = "marvell,armada-7k-pinctrl"; 66 compatible = "marvell,armada-7k-pinctrl";
67
68 nand_pins: nand-pins {
69 marvell,pins =
70 "mpp15", "mpp16", "mpp17", "mpp18",
71 "mpp19", "mpp20", "mpp21", "mpp22",
72 "mpp23", "mpp24", "mpp25", "mpp26",
73 "mpp27";
74 marvell,function = "dev";
75 };
76
77 nand_rb: nand-rb {
78 marvell,pins = "mpp13";
79 marvell,function = "nf";
80 };
67 }; 81 };
68}; 82};
diff --git a/arch/arm64/boot/dts/marvell/armada-cp110-master.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110-master.dtsi
index b1119c541f16..19dabc930088 100644
--- a/arch/arm64/boot/dts/marvell/armada-cp110-master.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-cp110-master.dtsi
@@ -315,12 +315,14 @@
315 * this controller is only usable on the CPM 315 * this controller is only usable on the CPM
316 * for A7K and on the CPS for A8K. 316 * for A7K and on the CPS for A8K.
317 */ 317 */
318 compatible = "marvell,armada370-nand"; 318 compatible = "marvell,armada-8k-nand",
319 "marvell,armada370-nand";
319 reg = <0x720000 0x54>; 320 reg = <0x720000 0x54>;
320 #address-cells = <1>; 321 #address-cells = <1>;
321 #size-cells = <1>; 322 #size-cells = <1>;
322 interrupts = <ICU_GRP_NSR 115 IRQ_TYPE_LEVEL_HIGH>; 323 interrupts = <ICU_GRP_NSR 115 IRQ_TYPE_LEVEL_HIGH>;
323 clocks = <&cpm_clk 1 2>; 324 clocks = <&cpm_clk 1 2>;
325 marvell,system-controller = <&cpm_syscon0>;
324 status = "disabled"; 326 status = "disabled";
325 }; 327 };
326 328
diff --git a/arch/arm64/boot/dts/marvell/armada-cp110-slave.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110-slave.dtsi
index 497d233d6c47..6fd255c064ae 100644
--- a/arch/arm64/boot/dts/marvell/armada-cp110-slave.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-cp110-slave.dtsi
@@ -316,7 +316,8 @@
316 * this controller is only usable on the CPM 316 * this controller is only usable on the CPM
317 * for A7K and on the CPS for A8K. 317 * for A7K and on the CPS for A8K.
318 */ 318 */
319 compatible = "marvell,armada370-nand"; 319 compatible = "marvell,armada370-nand",
320 "marvell,armada370-nand";
320 reg = <0x720000 0x54>; 321 reg = <0x720000 0x54>;
321 #address-cells = <1>; 322 #address-cells = <1>;
322 #size-cells = <1>; 323 #size-cells = <1>;