aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorGregory CLEMENT <gregory.clement@bootlin.com>2018-03-13 06:30:16 -0400
committerBoris Brezillon <boris.brezillon@bootlin.com>2018-03-29 03:38:10 -0400
commit961ba15c48dd465fdbef1b9379bd8031c374d62e (patch)
tree91411b075870319503c3467fd6b49edd61a9cf2f /tools/perf/scripts/python/export-to-sqlite.py
parentb1206122069aadabe1a8c50789277a978aaa4df7 (diff)
mtd: rawnand: marvell: Fix clock resource by adding a register clock
On Armada 7K/8K we need to explicitly enable the register clock. This clock is optional because not all the SoCs using this IP need it but at least for Armada 7K/8K it is actually mandatory. The binding documentation is updated accordingly. Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com> Signed-off-by: Boris Brezillon <boris.brezillon@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions