MIPS: Move gic.h to include/linux/irqchip/mips-gic.h

Now that the MIPS GIC irqchip lives in drivers/irqchip/, move
its header over to include/linux/irqchip/.

Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Jason Cooper <jason@lakedaemon.net>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Qais Yousef <qais.yousef@imgtec.com>
Cc: John Crispin <blogic@openwrt.org>
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/8129/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

1 files changed, 325 insertions, 0 deletions

diff --git a/include/linux/irqchip/mips-gic.h b/include/linux/irqchip/mips-gic.h
new file mode 100644
index 000000000000..285944ca9f6c
--- /dev/null
+++ b/include/linux/irqchip/mips-gic.h
@@ -0,0 +1,325 @@
+/*
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License.  See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * Copyright (C) 2000, 07 MIPS Technologies, Inc.
+ *
+ * GIC Register Definitions
+ *
+ */
+#ifndef _ASM_GICREGS_H
+#define _ASM_GICREGS_H
+
+#include <linux/bitmap.h>
+#include <linux/threads.h>
+
+#include <irq.h>
+
+#define GIC_MAX_INTRS                   256
+
+/* Constants */
+#define GIC_POL_POS                     1
+#define GIC_POL_NEG                     0
+#define GIC_TRIG_EDGE                   1
+#define GIC_TRIG_LEVEL                  0
+#define GIC_TRIG_DUAL_ENABLE            1
+#define GIC_TRIG_DUAL_DISABLE           0
+
+#define MSK(n) ((1 << (n)) - 1)
+
+/* Accessors */
+#define GIC_REG(segment, offset) (segment##_##SECTION_OFS + offset##_##OFS)
+
+/* GIC Address Space */
+#define SHARED_SECTION_OFS              0x0000
+#define SHARED_SECTION_SIZE             0x8000
+#define VPE_LOCAL_SECTION_OFS           0x8000
+#define VPE_LOCAL_SECTION_SIZE          0x4000
+#define VPE_OTHER_SECTION_OFS           0xc000
+#define VPE_OTHER_SECTION_SIZE          0x4000
+#define USM_VISIBLE_SECTION_OFS         0x10000
+#define USM_VISIBLE_SECTION_SIZE        0x10000
+
+/* Register Map for Shared Section */
+
+#define GIC_SH_CONFIG_OFS               0x0000
+
+/* Shared Global Counter */
+#define GIC_SH_COUNTER_31_00_OFS        0x0010
+#define GIC_SH_COUNTER_63_32_OFS        0x0014
+#define GIC_SH_REVISIONID_OFS           0x0020
+
+/* Interrupt Polarity */
+#define GIC_SH_POL_31_0_OFS             0x0100
+#define GIC_SH_POL_63_32_OFS            0x0104
+#define GIC_SH_POL_95_64_OFS            0x0108
+#define GIC_SH_POL_127_96_OFS           0x010c
+#define GIC_SH_POL_159_128_OFS          0x0110
+#define GIC_SH_POL_191_160_OFS          0x0114
+#define GIC_SH_POL_223_192_OFS          0x0118
+#define GIC_SH_POL_255_224_OFS          0x011c
+
+/* Edge/Level Triggering */
+#define GIC_SH_TRIG_31_0_OFS            0x0180
+#define GIC_SH_TRIG_63_32_OFS           0x0184
+#define GIC_SH_TRIG_95_64_OFS           0x0188
+#define GIC_SH_TRIG_127_96_OFS          0x018c
+#define GIC_SH_TRIG_159_128_OFS         0x0190
+#define GIC_SH_TRIG_191_160_OFS         0x0194
+#define GIC_SH_TRIG_223_192_OFS         0x0198
+#define GIC_SH_TRIG_255_224_OFS         0x019c
+
+/* Dual Edge Triggering */
+#define GIC_SH_DUAL_31_0_OFS            0x0200
+#define GIC_SH_DUAL_63_32_OFS           0x0204
+#define GIC_SH_DUAL_95_64_OFS           0x0208
+#define GIC_SH_DUAL_127_96_OFS          0x020c
+#define GIC_SH_DUAL_159_128_OFS         0x0210
+#define GIC_SH_DUAL_191_160_OFS         0x0214
+#define GIC_SH_DUAL_223_192_OFS         0x0218
+#define GIC_SH_DUAL_255_224_OFS         0x021c
+
+/* Set/Clear corresponding bit in Edge Detect Register */
+#define GIC_SH_WEDGE_OFS                0x0280
+
+/* Reset Mask - Disables Interrupt */
+#define GIC_SH_RMASK_31_0_OFS           0x0300
+#define GIC_SH_RMASK_63_32_OFS          0x0304
+#define GIC_SH_RMASK_95_64_OFS          0x0308
+#define GIC_SH_RMASK_127_96_OFS         0x030c
+#define GIC_SH_RMASK_159_128_OFS        0x0310
+#define GIC_SH_RMASK_191_160_OFS        0x0314
+#define GIC_SH_RMASK_223_192_OFS        0x0318
+#define GIC_SH_RMASK_255_224_OFS        0x031c
+
+/* Set Mask (WO) - Enables Interrupt */
+#define GIC_SH_SMASK_31_0_OFS           0x0380
+#define GIC_SH_SMASK_63_32_OFS          0x0384
+#define GIC_SH_SMASK_95_64_OFS          0x0388
+#define GIC_SH_SMASK_127_96_OFS         0x038c
+#define GIC_SH_SMASK_159_128_OFS        0x0390
+#define GIC_SH_SMASK_191_160_OFS        0x0394
+#define GIC_SH_SMASK_223_192_OFS        0x0398
+#define GIC_SH_SMASK_255_224_OFS        0x039c
+
+/* Global Interrupt Mask Register (RO) - Bit Set == Interrupt enabled */
+#define GIC_SH_MASK_31_0_OFS            0x0400
+#define GIC_SH_MASK_63_32_OFS           0x0404
+#define GIC_SH_MASK_95_64_OFS           0x0408
+#define GIC_SH_MASK_127_96_OFS          0x040c
+#define GIC_SH_MASK_159_128_OFS         0x0410
+#define GIC_SH_MASK_191_160_OFS         0x0414
+#define GIC_SH_MASK_223_192_OFS         0x0418
+#define GIC_SH_MASK_255_224_OFS         0x041c
+
+/* Pending Global Interrupts (RO) */
+#define GIC_SH_PEND_31_0_OFS            0x0480
+#define GIC_SH_PEND_63_32_OFS           0x0484
+#define GIC_SH_PEND_95_64_OFS           0x0488
+#define GIC_SH_PEND_127_96_OFS          0x048c
+#define GIC_SH_PEND_159_128_OFS         0x0490
+#define GIC_SH_PEND_191_160_OFS         0x0494
+#define GIC_SH_PEND_223_192_OFS         0x0498
+#define GIC_SH_PEND_255_224_OFS         0x049c
+
+#define GIC_SH_INTR_MAP_TO_PIN_BASE_OFS 0x0500
+
+/* Maps Interrupt X to a Pin */
+#define GIC_SH_MAP_TO_PIN(intr)         (4 * (intr))
+
+#define GIC_SH_INTR_MAP_TO_VPE_BASE_OFS 0x2000
+
+/* Maps Interrupt X to a VPE */
+#define GIC_SH_MAP_TO_VPE_REG_OFF(intr, vpe) \
+        ((32 * (intr)) + (((vpe) / 32) * 4))
+#define GIC_SH_MAP_TO_VPE_REG_BIT(vpe)  (1 << ((vpe) % 32))
+
+/* Convert an interrupt number to a byte offset/bit for multi-word registers */
+#define GIC_INTR_OFS(intr) (((intr) / 32)*4)
+#define GIC_INTR_BIT(intr) ((intr) % 32)
+
+/* Polarity : Reset Value is always 0 */
+#define GIC_SH_SET_POLARITY_OFS         0x0100
+
+/* Triggering : Reset Value is always 0 */
+#define GIC_SH_SET_TRIGGER_OFS          0x0180
+
+/* Dual edge triggering : Reset Value is always 0 */
+#define GIC_SH_SET_DUAL_OFS             0x0200
+
+/* Mask manipulation */
+#define GIC_SH_SMASK_OFS                0x0380
+#define GIC_SH_RMASK_OFS                0x0300
+
+/* Register Map for Local Section */
+#define GIC_VPE_CTL_OFS                 0x0000
+#define GIC_VPE_PEND_OFS                0x0004
+#define GIC_VPE_MASK_OFS                0x0008
+#define GIC_VPE_RMASK_OFS               0x000c
+#define GIC_VPE_SMASK_OFS               0x0010
+#define GIC_VPE_WD_MAP_OFS              0x0040
+#define GIC_VPE_COMPARE_MAP_OFS         0x0044
+#define GIC_VPE_TIMER_MAP_OFS           0x0048
+#define GIC_VPE_FDC_MAP_OFS             0x004c
+#define GIC_VPE_PERFCTR_MAP_OFS         0x0050
+#define GIC_VPE_SWINT0_MAP_OFS          0x0054
+#define GIC_VPE_SWINT1_MAP_OFS          0x0058
+#define GIC_VPE_OTHER_ADDR_OFS          0x0080
+#define GIC_VPE_WD_CONFIG0_OFS          0x0090
+#define GIC_VPE_WD_COUNT0_OFS           0x0094
+#define GIC_VPE_WD_INITIAL0_OFS         0x0098
+#define GIC_VPE_COMPARE_LO_OFS          0x00a0
+#define GIC_VPE_COMPARE_HI_OFS          0x00a4
+
+#define GIC_VPE_EIC_SHADOW_SET_BASE_OFS 0x0100
+#define GIC_VPE_EIC_SS(intr)            (4 * (intr))
+
+#define GIC_VPE_EIC_VEC_BASE_OFS        0x0800
+#define GIC_VPE_EIC_VEC(intr)           (4 * (intr))
+
+#define GIC_VPE_TENABLE_NMI_OFS         0x1000
+#define GIC_VPE_TENABLE_YQ_OFS          0x1004
+#define GIC_VPE_TENABLE_INT_31_0_OFS    0x1080
+#define GIC_VPE_TENABLE_INT_63_32_OFS   0x1084
+
+/* User Mode Visible Section Register Map */
+#define GIC_UMV_SH_COUNTER_31_00_OFS    0x0000
+#define GIC_UMV_SH_COUNTER_63_32_OFS    0x0004
+
+/* Masks */
+#define GIC_SH_CONFIG_COUNTSTOP_SHF     28
+#define GIC_SH_CONFIG_COUNTSTOP_MSK     (MSK(1) << GIC_SH_CONFIG_COUNTSTOP_SHF)
+
+#define GIC_SH_CONFIG_COUNTBITS_SHF     24
+#define GIC_SH_CONFIG_COUNTBITS_MSK     (MSK(4) << GIC_SH_CONFIG_COUNTBITS_SHF)
+
+#define GIC_SH_CONFIG_NUMINTRS_SHF      16
+#define GIC_SH_CONFIG_NUMINTRS_MSK      (MSK(8) << GIC_SH_CONFIG_NUMINTRS_SHF)
+
+#define GIC_SH_CONFIG_NUMVPES_SHF       0
+#define GIC_SH_CONFIG_NUMVPES_MSK       (MSK(8) << GIC_SH_CONFIG_NUMVPES_SHF)