firmware: xilinx: Add reset API's

This Patch Adds reset API's to support release, assert
and status functionalities by using firmware interface.

Signed-off-by: Nava kishore Manne <nava.manne@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>

1 files changed, 136 insertions, 0 deletions

diff --git a/include/linux/firmware/xlnx-zynqmp.h b/include/linux/firmware/xlnx-zynqmp.h
index 3c3c28eff56a..07c587a0b06e 100644
--- a/include/linux/firmware/xlnx-zynqmp.h
+++ b/include/linux/firmware/xlnx-zynqmp.h
@@ -34,6 +34,8 @@
 
 enum pm_api_id {
         PM_GET_API_VERSION = 1,
+        PM_RESET_ASSERT = 17,
+        PM_RESET_GET_STATUS,
         PM_IOCTL = 34,
         PM_QUERY_DATA,
         PM_CLOCK_ENABLE,
@@ -75,6 +77,137 @@ enum pm_query_id {
         PM_QID_CLOCK_GET_NUM_CLOCKS = 12,
 };
 
+enum zynqmp_pm_reset_action {
+        PM_RESET_ACTION_RELEASE,
+        PM_RESET_ACTION_ASSERT,
+        PM_RESET_ACTION_PULSE,
+};
+
+enum zynqmp_pm_reset {
+        ZYNQMP_PM_RESET_START = 1000,
+        ZYNQMP_PM_RESET_PCIE_CFG = ZYNQMP_PM_RESET_START,
+        ZYNQMP_PM_RESET_PCIE_BRIDGE,
+        ZYNQMP_PM_RESET_PCIE_CTRL,
+        ZYNQMP_PM_RESET_DP,
+        ZYNQMP_PM_RESET_SWDT_CRF,
+        ZYNQMP_PM_RESET_AFI_FM5,
+        ZYNQMP_PM_RESET_AFI_FM4,
+        ZYNQMP_PM_RESET_AFI_FM3,
+        ZYNQMP_PM_RESET_AFI_FM2,
+        ZYNQMP_PM_RESET_AFI_FM1,
+        ZYNQMP_PM_RESET_AFI_FM0,
+        ZYNQMP_PM_RESET_GDMA,
+        ZYNQMP_PM_RESET_GPU_PP1,
+        ZYNQMP_PM_RESET_GPU_PP0,
+        ZYNQMP_PM_RESET_GPU,
+        ZYNQMP_PM_RESET_GT,
+        ZYNQMP_PM_RESET_SATA,
+        ZYNQMP_PM_RESET_ACPU3_PWRON,
+        ZYNQMP_PM_RESET_ACPU2_PWRON,
+        ZYNQMP_PM_RESET_ACPU1_PWRON,
+        ZYNQMP_PM_RESET_ACPU0_PWRON,
+        ZYNQMP_PM_RESET_APU_L2,
+        ZYNQMP_PM_RESET_ACPU3,
+        ZYNQMP_PM_RESET_ACPU2,
+        ZYNQMP_PM_RESET_ACPU1,
+        ZYNQMP_PM_RESET_ACPU0,
+        ZYNQMP_PM_RESET_DDR,
+        ZYNQMP_PM_RESET_APM_FPD,
+        ZYNQMP_PM_RESET_SOFT,
+        ZYNQMP_PM_RESET_GEM0,
+        ZYNQMP_PM_RESET_GEM1,
+        ZYNQMP_PM_RESET_GEM2,
+        ZYNQMP_PM_RESET_GEM3,
+        ZYNQMP_PM_RESET_QSPI,
+        ZYNQMP_PM_RESET_UART0,
+        ZYNQMP_PM_RESET_UART1,
+        ZYNQMP_PM_RESET_SPI0,
+        ZYNQMP_PM_RESET_SPI1,
+        ZYNQMP_PM_RESET_SDIO0,
+        ZYNQMP_PM_RESET_SDIO1,
+        ZYNQMP_PM_RESET_CAN0,
+        ZYNQMP_PM_RESET_CAN1,
+        ZYNQMP_PM_RESET_I2C0,
+        ZYNQMP_PM_RESET_I2C1,
+        ZYNQMP_PM_RESET_TTC0,
+        ZYNQMP_PM_RESET_TTC1,
+        ZYNQMP_PM_RESET_TTC2,
+        ZYNQMP_PM_RESET_TTC3,
+        ZYNQMP_PM_RESET_SWDT_CRL,
+        ZYNQMP_PM_RESET_NAND,
+        ZYNQMP_PM_RESET_ADMA,
+        ZYNQMP_PM_RESET_GPIO,
+        ZYNQMP_PM_RESET_IOU_CC,
+        ZYNQMP_PM_RESET_TIMESTAMP,
+        ZYNQMP_PM_RESET_RPU_R50,
+        ZYNQMP_PM_RESET_RPU_R51,
+        ZYNQMP_PM_RESET_RPU_AMBA,
+        ZYNQMP_PM_RESET_OCM,
+        ZYNQMP_PM_RESET_RPU_PGE,
+        ZYNQMP_PM_RESET_USB0_CORERESET,
+        ZYNQMP_PM_RESET_USB1_CORERESET,
+        ZYNQMP_PM_RESET_USB0_HIBERRESET,
+        ZYNQMP_PM_RESET_USB1_HIBERRESET,
+        ZYNQMP_PM_RESET_USB0_APB,
+        ZYNQMP_PM_RESET_USB1_APB,
+        ZYNQMP_PM_RESET_IPI,
+        ZYNQMP_PM_RESET_APM_LPD,
+        ZYNQMP_PM_RESET_RTC,
+        ZYNQMP_PM_RESET_SYSMON,
+        ZYNQMP_PM_RESET_AFI_FM6,
+        ZYNQMP_PM_RESET_LPD_SWDT,
+        ZYNQMP_PM_RESET_FPD,
+        ZYNQMP_PM_RESET_RPU_DBG1,
+        ZYNQMP_PM_RESET_RPU_DBG0,
+        ZYNQMP_PM_RESET_DBG_LPD,
+        ZYNQMP_PM_RESET_DBG_FPD,
+        ZYNQMP_PM_RESET_APLL,
+        ZYNQMP_PM_RESET_DPLL,
+        ZYNQMP_PM_RESET_VPLL,
+        ZYNQMP_PM_RESET_IOPLL,
+        ZYNQMP_PM_RESET_RPLL,
+        ZYNQMP_PM_RESET_GPO3_PL_0,
+        ZYNQMP_PM_RESET_GPO3_PL_1,
+        ZYNQMP_PM_RESET_GPO3_PL_2,
+        ZYNQMP_PM_RESET_GPO3_PL_3,
+        ZYNQMP_PM_RESET_GPO3_PL_4,
+        ZYNQMP_PM_RESET_GPO3_PL_5,
+        ZYNQMP_PM_RESET_GPO3_PL_6,
+        ZYNQMP_PM_RESET_GPO3_PL_7,
+        ZYNQMP_PM_RESET_GPO3_PL_8,
+        ZYNQMP_PM_RESET_GPO3_PL_9,
+        ZYNQMP_PM_RESET_GPO3_PL_10,
+        ZYNQMP_PM_RESET_GPO3_PL_11,
+        ZYNQMP_PM_RESET_GPO3_PL_12,
+        ZYNQMP_PM_RESET_GPO3_PL_13,
+        ZYNQMP_PM_RESET_GPO3_PL_14,
+        ZYNQMP_PM_RESET_GPO3_PL_15,
+        ZYNQMP_PM_RESET_GPO3_PL_16,
+        ZYNQMP_PM_RESET_GPO3_PL_17,
+        ZYNQMP_PM_RESET_GPO3_PL_18,
+        ZYNQMP_PM_RESET_GPO3_PL_19,
+        ZYNQMP_PM_RESET_GPO3_PL_20,
+        ZYNQMP_PM_RESET_GPO3_PL_21,
+        ZYNQMP_PM_RESET_GPO3_PL_22,
+        ZYNQMP_PM_RESET_GPO3_PL_23,
+        ZYNQMP_PM_RESET_GPO3_PL_24,
+        ZYNQMP_PM_RESET_GPO3_PL_25,
+        ZYNQMP_PM_RESET_GPO3_PL_26,
+        ZYNQMP_PM_RESET_GPO3_PL_27,
+        ZYNQMP_PM_RESET_GPO3_PL_28,
+        ZYNQMP_PM_RESET_GPO3_PL_29,
+        ZYNQMP_PM_RESET_GPO3_PL_30,
+        ZYNQMP_PM_RESET_GPO3_PL_31,
+        ZYNQMP_PM_RESET_RPU_LS,
+        ZYNQMP_PM_RESET_PS_ONLY,
+        ZYNQMP_PM_RESET_PL,
+        ZYNQMP_PM_RESET_PS_PL0,
+        ZYNQMP_PM_RESET_PS_PL1,
+        ZYNQMP_PM_RESET_PS_PL2,
+        ZYNQMP_PM_RESET_PS_PL3,
+        ZYNQMP_PM_RESET_END = ZYNQMP_PM_RESET_PS_PL3
+};
+
 /**
  * struct zynqmp_pm_query_data - PM query data
  * @qid:        query ID
@@ -102,6 +235,9 @@ struct zynqmp_eemi_ops {
         int (*clock_setparent)(u32 clock_id, u32 parent_id);
         int (*clock_getparent)(u32 clock_id, u32 *parent_id);
         int (*ioctl)(u32 node_id, u32 ioctl_id, u32 arg1, u32 arg2, u32 *out);
+        int (*reset_assert)(const enum zynqmp_pm_reset reset,
+                            const enum zynqmp_pm_reset_action assert_flag);
+        int (*reset_get_status)(const enum zynqmp_pm_reset reset, u32 *status);
 };
 
 #if IS_REACHABLE(CONFIG_ARCH_ZYNQMP)