aboutsummaryrefslogtreecommitdiffstats
path: root/include/linux/clk
diff options
context:
space:
mode:
authorClaudiu Beznea <claudiu.beznea@microchip.com>2018-07-17 04:26:56 -0400
committerAlexandre Belloni <alexandre.belloni@bootlin.com>2018-07-17 09:08:07 -0400
commit3abd729aa468d7346f12d7dfc8f81aba653f6c88 (patch)
treeefed88fdbf0018359c54fc65271c944b52974055 /include/linux/clk
parent5b56c182edb1224bc1a97a1c74003eaa0eb59daf (diff)
ARM: at91: pm: add PMC fast startup registers defines
Add PMC fast startup registers defines. Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Diffstat (limited to 'include/linux/clk')
-rw-r--r--include/linux/clk/at91_pmc.h13
1 files changed, 13 insertions, 0 deletions
diff --git a/include/linux/clk/at91_pmc.h b/include/linux/clk/at91_pmc.h
index 4ea2cbf9b50d..931ab05f771d 100644
--- a/include/linux/clk/at91_pmc.h
+++ b/include/linux/clk/at91_pmc.h
@@ -157,6 +157,19 @@
157#define AT91_PMC_GCKRDY (1 << 24) /* Generated Clocks */ 157#define AT91_PMC_GCKRDY (1 << 24) /* Generated Clocks */
158#define AT91_PMC_IMR 0x6c /* Interrupt Mask Register */ 158#define AT91_PMC_IMR 0x6c /* Interrupt Mask Register */
159 159
160#define AT91_PMC_FSMR 0x70 /* Fast Startup Mode Register */
161#define AT91_PMC_FSTT(n) BIT(n)
162#define AT91_PMC_RTCAL BIT(17) /* RTC Alarm Enable */
163#define AT91_PMC_USBAL BIT(18) /* USB Resume Enable */
164#define AT91_PMC_SDMMC_CD BIT(19) /* SDMMC Card Detect Enable */
165#define AT91_PMC_LPM BIT(20) /* Low-power Mode */
166#define AT91_PMC_RXLP_MCE BIT(24) /* Backup UART Receive Enable */
167#define AT91_PMC_ACC_CE BIT(25) /* ACC Enable */
168
169#define AT91_PMC_FSPR 0x74 /* Fast Startup Polarity Reg */
170
171#define AT91_PMC_FS_INPUT_MASK 0x7ff
172
160#define AT91_PMC_PLLICPR 0x80 /* PLL Charge Pump Current Register */ 173#define AT91_PMC_PLLICPR 0x80 /* PLL Charge Pump Current Register */
161 174
162#define AT91_PMC_PROT 0xe4 /* Write Protect Mode Register [some SAM9] */ 175#define AT91_PMC_PROT 0xe4 /* Write Protect Mode Register [some SAM9] */