misc: rtsx: Move Realtek Card Reader Driver to misc

Because Realtek card reader drivers are pcie and usb drivers,
and they bridge mmc subsystem and memstick subsystem, they are
not mfd drivers. Greg and Lee Jones had a discussion about
where to put the drivers, the result is that misc is a good
place for them, so I move all files to misc. If I don't move
them to a right place, I can't add any patch for this driver.

Signed-off-by: Rui Feng <rui_feng@realsil.com.cn>
Reviewed-by: Daniel Bristot de Oliveira <bristot@redhat.com>
Acked-by: Arnd Bergmann <arnd@arndb.de>
Acked-by: Ulf Hansson <ulf.hansson@linaro.org>
Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Tested-by: Perry Yuan <perry_yuan@dell.com>
Signed-off-by: Lee Jones <lee.jones@linaro.org>

1 files changed, 508 insertions, 0 deletions

diff --git a/drivers/misc/cardreader/rtl8411.c b/drivers/misc/cardreader/rtl8411.c
new file mode 100644
index 000000000000..434fd070d3e3
--- /dev/null
+++ b/drivers/misc/cardreader/rtl8411.c
@@ -0,0 +1,508 @@
+/* Driver for Realtek PCI-Express card reader
+ *
+ * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2, or (at your option) any
+ * later version.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, see <http://www.gnu.org/licenses/>.
+ *
+ * Author:
+ *   Wei WANG <wei_wang@realsil.com.cn>
+ *   Roger Tseng <rogerable@realtek.com>
+ */
+
+#include <linux/module.h>
+#include <linux/bitops.h>
+#include <linux/delay.h>
+#include <linux/rtsx_pci.h>
+
+#include "rtsx_pcr.h"
+
+static u8 rtl8411_get_ic_version(struct rtsx_pcr *pcr)
+{
+        u8 val;
+
+        rtsx_pci_read_register(pcr, SYS_VER, &val);
+        return val & 0x0F;
+}
+
+static int rtl8411b_is_qfn48(struct rtsx_pcr *pcr)
+{
+        u8 val = 0;
+
+        rtsx_pci_read_register(pcr, RTL8411B_PACKAGE_MODE, &val);
+
+        if (val & 0x2)
+                return 1;
+        else
+                return 0;
+}
+
+static void rtl8411_fetch_vendor_settings(struct rtsx_pcr *pcr)
+{
+        u32 reg1 = 0;
+        u8 reg3 = 0;
+
+        rtsx_pci_read_config_dword(pcr, PCR_SETTING_REG1, &reg1);
+        pcr_dbg(pcr, "Cfg 0x%x: 0x%x\n", PCR_SETTING_REG1, reg1);
+
+        if (!rtsx_vendor_setting_valid(reg1))
+                return;
+
+        pcr->aspm_en = rtsx_reg_to_aspm(reg1);
+        pcr->sd30_drive_sel_1v8 =
+                map_sd_drive(rtsx_reg_to_sd30_drive_sel_1v8(reg1));
+        pcr->card_drive_sel &= 0x3F;
+        pcr->card_drive_sel |= rtsx_reg_to_card_drive_sel(reg1);
+
+        rtsx_pci_read_config_byte(pcr, PCR_SETTING_REG3, &reg3);
+        pcr_dbg(pcr, "Cfg 0x%x: 0x%x\n", PCR_SETTING_REG3, reg3);
+        pcr->sd30_drive_sel_3v3 = rtl8411_reg_to_sd30_drive_sel_3v3(reg3);
+}
+
+static void rtl8411b_fetch_vendor_settings(struct rtsx_pcr *pcr)
+{
+        u32 reg = 0;
+
+        rtsx_pci_read_config_dword(pcr, PCR_SETTING_REG1, &reg);
+        pcr_dbg(pcr, "Cfg 0x%x: 0x%x\n", PCR_SETTING_REG1, reg);
+
+        if (!rtsx_vendor_setting_valid(reg))
+                return;
+
+        pcr->aspm_en = rtsx_reg_to_aspm(reg);
+        pcr->sd30_drive_sel_1v8 =
+                map_sd_drive(rtsx_reg_to_sd30_drive_sel_1v8(reg));
+        pcr->sd30_drive_sel_3v3 =
+                map_sd_drive(rtl8411b_reg_to_sd30_drive_sel_3v3(reg));
+}
+
+static void rtl8411_force_power_down(struct rtsx_pcr *pcr, u8 pm_state)
+{
+        rtsx_pci_write_register(pcr, FPDCTL, 0x07, 0x07);
+}
+
+static int rtl8411_extra_init_hw(struct rtsx_pcr *pcr)
+{
+        rtsx_pci_init_cmd(pcr);
+
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_DRIVE_SEL,
+                        0xFF, pcr->sd30_drive_sel_3v3);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CD_PAD_CTL,
+                        CD_DISABLE_MASK | CD_AUTO_DISABLE, CD_ENABLE);
+
+        return rtsx_pci_send_cmd(pcr, 100);
+}
+
+static int rtl8411b_extra_init_hw(struct rtsx_pcr *pcr)
+{
+        rtsx_pci_init_cmd(pcr);
+
+        if (rtl8411b_is_qfn48(pcr))
+                rtsx_pci_add_cmd(pcr, WRITE_REG_CMD,
+                                CARD_PULL_CTL3, 0xFF, 0xF5);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_DRIVE_SEL,
+                        0xFF, pcr->sd30_drive_sel_3v3);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CD_PAD_CTL,
+                        CD_DISABLE_MASK | CD_AUTO_DISABLE, CD_ENABLE);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, FUNC_FORCE_CTL,
+                        0x06, 0x00);
+
+        return rtsx_pci_send_cmd(pcr, 100);
+}
+
+static int rtl8411_turn_on_led(struct rtsx_pcr *pcr)
+{
+        return rtsx_pci_write_register(pcr, CARD_GPIO, 0x01, 0x00);
+}
+
+static int rtl8411_turn_off_led(struct rtsx_pcr *pcr)
+{
+        return rtsx_pci_write_register(pcr, CARD_GPIO, 0x01, 0x01);
+}
+
+static int rtl8411_enable_auto_blink(struct rtsx_pcr *pcr)
+{
+        return rtsx_pci_write_register(pcr, CARD_AUTO_BLINK, 0xFF, 0x0D);
+}
+
+static int rtl8411_disable_auto_blink(struct rtsx_pcr *pcr)
+{
+        return rtsx_pci_write_register(pcr, CARD_AUTO_BLINK, 0x08, 0x00);
+}
+
+static int rtl8411_card_power_on(struct rtsx_pcr *pcr, int card)
+{
+        int err;
+
+        rtsx_pci_init_cmd(pcr);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,
+                        BPP_POWER_MASK, BPP_POWER_5_PERCENT_ON);
+        rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_CTL,
+                        BPP_LDO_POWB, BPP_LDO_SUSPEND);
+        err = rtsx_pci_send_cmd(pcr, 100);
+        if (err < 0)
+                return err;
+
+        /* To avoid too large in-rush current */
+        udelay(150);
+
+        err = rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                        BPP_POWER_MASK, BPP_POWER_10_PERCENT_ON);
+        if (err < 0)
+                return err;
+
+        udelay(150);
+
+        err = rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                        BPP_POWER_MASK, BPP_POWER_15_PERCENT_ON);
+        if (err < 0)
+                return err;
+
+        udelay(150);
+
+        err = rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                        BPP_POWER_MASK, BPP_POWER_ON);
+        if (err < 0)
+                return err;
+
+        return rtsx_pci_write_register(pcr, LDO_CTL, BPP_LDO_POWB, BPP_LDO_ON);
+}
+
+static int rtl8411_card_power_off(struct rtsx_pcr *pcr, int card)
+{
+        int err;
+
+        err = rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                        BPP_POWER_MASK, BPP_POWER_OFF);
+        if (err < 0)
+                return err;
+
+        return rtsx_pci_write_register(pcr, LDO_CTL,
+                        BPP_LDO_POWB, BPP_LDO_SUSPEND);
+}
+
+static int rtl8411_do_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage,
+                int bpp_tuned18_shift, int bpp_asic_1v8)
+{
+        u8 mask, val;
+        int err;
+
+        mask = (BPP_REG_TUNED18 << bpp_tuned18_shift) | BPP_PAD_MASK;
+        if (voltage == OUTPUT_3V3) {
+                err = rtsx_pci_write_register(pcr,
+                                SD30_DRIVE_SEL, 0x07, pcr->sd30_drive_sel_3v3);
+                if (err < 0)
+                        return err;
+                val = (BPP_ASIC_3V3 << bpp_tuned18_shift) | BPP_PAD_3V3;
+        } else if (voltage == OUTPUT_1V8) {
+                err = rtsx_pci_write_register(pcr,
+                                SD30_DRIVE_SEL, 0x07, pcr->sd30_drive_sel_1v8);
+                if (err < 0)
+                        return err;
+                val = (bpp_asic_1v8 << bpp_tuned18_shift) | BPP_PAD_1V8;
+        } else {
+                return -EINVAL;
+        }
+
+        return rtsx_pci_write_register(pcr, LDO_CTL, mask, val);
+}
+
+static int rtl8411_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage)
+{
+        return rtl8411_do_switch_output_voltage(pcr, voltage,
+                        BPP_TUNED18_SHIFT_8411, BPP_ASIC_1V8);
+}
+
+static int rtl8402_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage)
+{
+        return rtl8411_do_switch_output_voltage(pcr, voltage,
+                        BPP_TUNED18_SHIFT_8402, BPP_ASIC_2V0);
+}
+
+static unsigned int rtl8411_cd_deglitch(struct rtsx_pcr *pcr)
+{
+        unsigned int card_exist;
+
+        card_exist = rtsx_pci_readl(pcr, RTSX_BIPR);
+        card_exist &= CARD_EXIST;
+        if (!card_exist) {
+                /* Enable card CD */
+                rtsx_pci_write_register(pcr, CD_PAD_CTL,
+                                CD_DISABLE_MASK, CD_ENABLE);
+                /* Enable card interrupt */
+                rtsx_pci_write_register(pcr, EFUSE_CONTENT, 0xe0, 0x00);
+                return 0;
+        }
+
+        if (hweight32(card_exist) > 1) {
+                rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                                BPP_POWER_MASK, BPP_POWER_5_PERCENT_ON);
+                msleep(100);
+
+                card_exist = rtsx_pci_readl(pcr, RTSX_BIPR);
+                if (card_exist & MS_EXIST)
+                        card_exist = MS_EXIST;
+                else if (card_exist & SD_EXIST)
+                        card_exist = SD_EXIST;
+                else
+                        card_exist = 0;
+
+                rtsx_pci_write_register(pcr, CARD_PWR_CTL,
+                                BPP_POWER_MASK, BPP_POWER_OFF);
+
+                pcr_dbg(pcr, "After CD deglitch, card_exist = 0x%x\n",
+                        card_exist);
+        }
+
+        if (card_exist & MS_EXIST) {
+                /* Disable SD interrupt */
+                rtsx_pci_write_register(pcr, EFUSE_CONTENT, 0xe0, 0x40);
+                rtsx_pci_write_register(pcr, CD_PAD_CTL,
+                                CD_DISABLE_MASK, MS_CD_EN_ONLY);
+        } else if (card_exist & SD_EXIST) {
+                /* Disable MS interrupt */
+                rtsx_pci_write_register(pcr, EFUSE_CONTENT, 0xe0, 0x80);
+                rtsx_pci_write_register(pcr, CD_PAD_CTL,
+                                CD_DISABLE_MASK, SD_CD_EN_ONLY);
+        }
+
+        return card_exist;
+}
+
+static int rtl8411_conv_clk_and_div_n(int input, int dir)
+{
+        int output;
+
+        if (dir == CLK_TO_DIV_N)
+                output = input * 4 / 5 - 2;
+        else
+                output = (input + 2) * 5 / 4;
+
+        return output;
+}
+
+static const struct pcr_ops rtl8411_pcr_ops = {
+        .fetch_vendor_settings = rtl8411_fetch_vendor_settings,
+        .extra_init_hw = rtl8411_extra_init_hw,
+        .optimize_phy = NULL,
+        .turn_on_led = rtl8411_turn_on_led,
+        .turn_off_led = rtl8411_turn_off_led,
+        .enable_auto_blink = rtl8411_enable_auto_blink,
+        .disable_auto_blink = rtl8411_disable_auto_blink,
+        .card_power_on = rtl8411_card_power_on,
+        .card_power_off = rtl8411_card_power_off,
+        .switch_output_voltage = rtl8411_switch_output_voltage,
+        .cd_deglitch = rtl8411_cd_deglitch,
+        .conv_clk_and_div_n = rtl8411_conv_clk_and_div_n,
+        .force_power_down = rtl8411_force_power_down,
+};
+
+static const struct pcr_ops rtl8402_pcr_ops = {
+        .fetch_vendor_settings = rtl8411_fetch_vendor_settings,
+        .extra_init_hw = rtl8411_extra_init_hw,
+        .optimize_phy = NULL,
+        .turn_on_led = rtl8411_turn_on_led,
+        .turn_off_led = rtl8411_turn_off_led,
+        .enable_auto_blink = rtl8411_enable_auto_blink,
+        .disable_auto_blink = rtl8411_disable_auto_blink,
+        .card_power_on = rtl8411_card_power_on,
+        .card_power_off = rtl8411_card_power_off,
+        .switch_output_voltage = rtl8402_switch_output_voltage,
+        .cd_deglitch = rtl8411_cd_deglitch,
+        .conv_clk_and_div_n = rtl8411_conv_clk_and_div_n,
+        .force_power_down = rtl8411_force_power_down,
+};
+
+static const struct pcr_ops rtl8411b_pcr_ops = {
+        .fetch_vendor_settings = rtl8411b_fetch_vendor_settings,
+        .extra_init_hw = rtl8411b_extra_init_hw,
+        .optimize_phy = NULL,
+        .turn_on_led = rtl8411_turn_on_led,
+        .turn_off_led = rtl8411_turn_off_led,
+        .enable_auto_blink = rtl8411_enable_auto_blink,
+        .disable_auto_blink = rtl8411_disable_auto_blink,
+        .card_power_on = rtl8411_card_power_on,
+        .card_power_off = rtl8411_card_power_off,
+        .switch_output_voltage = rtl8411_switch_output_voltage,
+        .cd_deglitch = rtl8411_cd_deglitch,
+        .conv_clk_and_div_n = rtl8411_conv_clk_and_div_n,
+        .force_power_down = rtl8411_force_power_down,
+};
+
+/* SD Pull Control Enable:
+ *     SD_DAT[3:0] ==> pull up
+ *     SD_CD       ==> pull up
+ *     SD_WP       ==> pull up
+ *     SD_CMD      ==> pull up
+ *     SD_CLK      ==> pull down
+ */
+static const u32 rtl8411_sd_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0xAA),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0xA9),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x09),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04),
+        0,
+};
+
+/* SD Pull Control Disable:
+ *     SD_DAT[3:0] ==> pull down
+ *     SD_CD       ==> pull up
+ *     SD_WP       ==> pull down
+ *     SD_CMD      ==> pull down
+ *     SD_CLK      ==> pull down
+ */
+static const u32 rtl8411_sd_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x95),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04),
+        0,
+};
+
+/* MS Pull Control Enable:
+ *     MS CD       ==> pull up
+ *     others      ==> pull down
+ */
+static const u32 rtl8411_ms_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x95),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x05),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04),
+        0,
+};
+
+/* MS Pull Control Disable:
+ *     MS CD       ==> pull up
+ *     others      ==> pull down
+ */
+static const u32 rtl8411_ms_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x95),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04),
+        0,
+};
+
+static const u32 rtl8411b_qfn64_sd_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0xAA),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x09 | 0xD0),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn48_sd_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x69 | 0x90),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x08 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn64_sd_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x05 | 0xD0),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn48_sd_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x65 | 0x90),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn64_ms_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x05 | 0xD0),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x05 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn48_ms_pull_ctl_enable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x65 | 0x90),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn64_ms_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL1, 0x65),
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x05 | 0xD0),
+        RTSX_REG_PAIR(CARD_PULL_CTL4, 0x09 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL5, 0x05 | 0x50),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static const u32 rtl8411b_qfn48_ms_pull_ctl_disable_tbl[] = {
+        RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
+        RTSX_REG_PAIR(CARD_PULL_CTL3, 0x65 | 0x90),
+        RTSX_REG_PAIR(CARD_PULL_CTL6, 0x04 | 0x11),
+        0,
+};
+
+static void rtl8411_init_common_params(struct rtsx_pcr *pcr)
+{
+        pcr->extra_caps = EXTRA_CAPS_SD_SDR50 | EXTRA_CAPS_SD_SDR104;
+        pcr->num_slots = 2;
+        pcr->flags = 0;
+        pcr->card_drive_sel = RTL8411_CARD_DRIVE_DEFAULT;
+        pcr->sd30_drive_sel_1v8 = DRIVER_TYPE_B;
+        pcr->sd30_drive_sel_3v3 = DRIVER_TYPE_D;
+        pcr->aspm_en = ASPM_L1_EN;
+        pcr->tx_initial_phase = SET_CLOCK_PHASE(23, 7, 14);
+        pcr->rx_initial_phase = SET_CLOCK_PHASE(4, 3, 10);
+        pcr->ic_version = rtl8411_get_ic_version(pcr);
+}
+
+void rtl8411_init_params(struct rtsx_pcr *pcr)
+{
+        rtl8411_init_common_params(pcr);
+        pcr->ops = &rtl8411_pcr_ops;
+        set_pull_ctrl_tables(pcr, rtl8411);
+}
+
+void rtl8411b_init_params(struct rtsx_pcr *pcr)
+{
+        rtl8411_init_common_params(pcr);
+        pcr->ops = &rtl8411b_pcr_ops;
+        if (rtl8411b_is_qfn48(pcr))
+                set_pull_ctrl_tables(pcr, rtl8411b_qfn48);
+        else
+                set_pull_ctrl_tables(pcr, rtl8411b_qfn64);
+}
+
+void rtl8402_init_params(struct rtsx_pcr *pcr)
+{
+        rtl8411_init_common_params(pcr);
+        pcr->ops = &rtl8402_pcr_ops;
+        set_pull_ctrl_tables(pcr, rtl8411);
+}