aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
diff options
context:
space:
mode:
authorTom St Denis <tom.stdenis@amd.com>2017-10-16 13:30:28 -0400
committerAlex Deucher <alexander.deucher@amd.com>2017-10-19 15:27:14 -0400
commit1f9506f50482e2784d8164f94b5266cffef61119 (patch)
tree78828a8de97546250789db5174066f6b9eb0a045 /drivers/gpu
parent5936470456c51a2d32d8e8ee756dc9a8c2eb1be9 (diff)
drm/amd/powerplay: Tidy up cz_dpm_update_uvd_dpm()
Use PP_CAP and tidy up indentation. Signed-off-by: Tom St Denis <tom.stdenis@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu')
-rw-r--r--drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c13
1 files changed, 6 insertions, 7 deletions
diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c
index c57f7f3b54ec..b159c035a403 100644
--- a/drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c
+++ b/drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c
@@ -1299,17 +1299,16 @@ int cz_dpm_update_uvd_dpm(struct pp_hwmgr *hwmgr, bool bgate)
1299 1299
1300 if (!bgate) { 1300 if (!bgate) {
1301 /* Stable Pstate is enabled and we need to set the UVD DPM to highest level */ 1301 /* Stable Pstate is enabled and we need to set the UVD DPM to highest level */
1302 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, 1302 if (PP_CAP(PHM_PlatformCaps_StablePState) ||
1303 PHM_PlatformCaps_StablePState) 1303 hwmgr->en_umd_pstate) {
1304 || hwmgr->en_umd_pstate) {
1305 cz_hwmgr->uvd_dpm.hard_min_clk = 1304 cz_hwmgr->uvd_dpm.hard_min_clk =
1306 ptable->entries[ptable->count - 1].vclk; 1305 ptable->entries[ptable->count - 1].vclk;
1307 1306
1308 smum_send_msg_to_smc_with_parameter(hwmgr, 1307 smum_send_msg_to_smc_with_parameter(hwmgr,
1309 PPSMC_MSG_SetUvdHardMin, 1308 PPSMC_MSG_SetUvdHardMin,
1310 cz_get_uvd_level(hwmgr, 1309 cz_get_uvd_level(hwmgr,
1311 cz_hwmgr->uvd_dpm.hard_min_clk, 1310 cz_hwmgr->uvd_dpm.hard_min_clk,
1312 PPSMC_MSG_SetUvdHardMin)); 1311 PPSMC_MSG_SetUvdHardMin));
1313 1312
1314 cz_enable_disable_uvd_dpm(hwmgr, true); 1313 cz_enable_disable_uvd_dpm(hwmgr, true);
1315 } else { 1314 } else {