aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/radeon/r600.c
diff options
context:
space:
mode:
authorChristian König <christian.koenig@amd.com>2013-04-16 16:11:22 -0400
committerAlex Deucher <alexander.deucher@amd.com>2014-08-27 12:47:55 -0400
commit856754c3a23a622d26a82b29fab6429481705511 (patch)
treedb28167b75af368213784b89c35804f62d6bf16c /drivers/gpu/drm/radeon/r600.c
parent4a956a70a8d4cc5268a60f6718de58892fa1275e (diff)
drm/radeon: add UVD support for older asics v4
v2: cleanup R600 support v3: rebased on current drm-fixes-3.12 v4: rebased on drm-next-3.14 Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/radeon/r600.c')
-rw-r--r--drivers/gpu/drm/radeon/r600.c31
1 files changed, 31 insertions, 0 deletions
diff --git a/drivers/gpu/drm/radeon/r600.c b/drivers/gpu/drm/radeon/r600.c
index 011d97f6fc7f..14cb31e25c2f 100644
--- a/drivers/gpu/drm/radeon/r600.c
+++ b/drivers/gpu/drm/radeon/r600.c
@@ -3009,6 +3009,17 @@ static int r600_startup(struct radeon_device *rdev)
3009 return r; 3009 return r;
3010 } 3010 }
3011 3011
3012 r = uvd_v1_0_resume(rdev);
3013 if (!r) {
3014 r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_UVD_INDEX);
3015 if (r) {
3016 dev_err(rdev->dev, "failed initializing UVD fences (%d).\n", r);
3017 }
3018 }
3019 if (r) {
3020 rdev->ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;
3021 }
3022
3012 /* Enable IRQ */ 3023 /* Enable IRQ */
3013 if (!rdev->irq.installed) { 3024 if (!rdev->irq.installed) {
3014 r = radeon_irq_kms_init(rdev); 3025 r = radeon_irq_kms_init(rdev);
@@ -3037,6 +3048,16 @@ static int r600_startup(struct radeon_device *rdev)
3037 if (r) 3048 if (r)
3038 return r; 3049 return r;
3039 3050
3051 ring = &rdev->ring[R600_RING_TYPE_UVD_INDEX];
3052 if (ring->ring_size) {
3053 r = radeon_ring_init(rdev, ring, ring->ring_size, 0,
3054 RADEON_CP_PACKET2);
3055 if (!r)
3056 r = uvd_v1_0_init(rdev);
3057 if (r)
3058 DRM_ERROR("radeon: failed initializing UVD (%d).\n", r);
3059 }
3060
3040 r = radeon_ib_pool_init(rdev); 3061 r = radeon_ib_pool_init(rdev);
3041 if (r) { 3062 if (r) {
3042 dev_err(rdev->dev, "IB initialization failed (%d).\n", r); 3063 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
@@ -3096,6 +3117,8 @@ int r600_suspend(struct radeon_device *rdev)
3096 radeon_pm_suspend(rdev); 3117 radeon_pm_suspend(rdev);
3097 r600_audio_fini(rdev); 3118 r600_audio_fini(rdev);
3098 r600_cp_stop(rdev); 3119 r600_cp_stop(rdev);
3120 uvd_v1_0_fini(rdev);
3121 radeon_uvd_suspend(rdev);
3099 r600_irq_suspend(rdev); 3122 r600_irq_suspend(rdev);
3100 radeon_wb_disable(rdev); 3123 radeon_wb_disable(rdev);
3101 r600_pcie_gart_disable(rdev); 3124 r600_pcie_gart_disable(rdev);
@@ -3175,6 +3198,12 @@ int r600_init(struct radeon_device *rdev)
3175 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL; 3198 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL;
3176 r600_ring_init(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024); 3199 r600_ring_init(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024);
3177 3200
3201 r = radeon_uvd_init(rdev);
3202 if (!r) {
3203 rdev->ring[R600_RING_TYPE_UVD_INDEX].ring_obj = NULL;
3204 r600_ring_init(rdev, &rdev->ring[R600_RING_TYPE_UVD_INDEX], 4096);
3205 }
3206
3178 rdev->ih.ring_obj = NULL; 3207 rdev->ih.ring_obj = NULL;
3179 r600_ih_ring_init(rdev, 64 * 1024); 3208 r600_ih_ring_init(rdev, 64 * 1024);
3180 3209
@@ -3204,6 +3233,8 @@ void r600_fini(struct radeon_device *rdev)
3204 r600_audio_fini(rdev); 3233 r600_audio_fini(rdev);
3205 r600_cp_fini(rdev); 3234 r600_cp_fini(rdev);
3206 r600_irq_fini(rdev); 3235 r600_irq_fini(rdev);
3236 uvd_v1_0_fini(rdev);
3237 radeon_uvd_fini(rdev);
3207 radeon_wb_fini(rdev); 3238 radeon_wb_fini(rdev);
3208 radeon_ib_pool_fini(rdev); 3239 radeon_ib_pool_fini(rdev);
3209 radeon_irq_kms_fini(rdev); 3240 radeon_irq_kms_fini(rdev);