aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915
diff options
context:
space:
mode:
authorVille Syrjälä <ville.syrjala@linux.intel.com>2017-03-07 15:54:19 -0500
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2017-04-18 01:11:45 -0400
commit988028e55b88a18eb625abde58861e85e22a41e3 (patch)
tree602f73456c4e03f46ed59ad952e84add89fe7547 /drivers/gpu/drm/i915
parent8ac9915c3f86cc7fe6a6fab4e4a61d992b01db07 (diff)
drm/i915: Nuke debug messages from the pipe update critical section
commit edd06b8353772dca7afcd4640dafa83b521edd55 upstream. printks are slow so we should not be doing them from the vblank evade critical section. These could explain why we sometimes seem to blow past our 100 usec deadline. The problem has been there ever since commit bfd16b2a23dc ("drm/i915: Make updating pipe without modeset atomic.") but it may not have been readily visible until commit e1edbd44e23b ("drm/i915: Complain if we take too long under vblank evasion.") increased our chances of noticing it. Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> Fixes: bfd16b2a23dc ("drm/i915: Make updating pipe without modeset atomic.") Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/20170307205419.19447-1-ville.syrjala@linux.intel.com Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> (cherry picked from commit c3f8ad57a01a31397e5a0349a226a32f35ddc19c) Signed-off-by: Jani Nikula <jani.nikula@intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/gpu/drm/i915')
-rw-r--r--drivers/gpu/drm/i915/intel_display.c12
1 files changed, 1 insertions, 11 deletions
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index b9be8a6141d8..5dc6082639db 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -3696,10 +3696,6 @@ static void intel_update_pipe_config(struct intel_crtc *crtc,
3696 /* drm_atomic_helper_update_legacy_modeset_state might not be called. */ 3696 /* drm_atomic_helper_update_legacy_modeset_state might not be called. */
3697 crtc->base.mode = crtc->base.state->mode; 3697 crtc->base.mode = crtc->base.state->mode;
3698 3698
3699 DRM_DEBUG_KMS("Updating pipe size %ix%i -> %ix%i\n",
3700 old_crtc_state->pipe_src_w, old_crtc_state->pipe_src_h,
3701 pipe_config->pipe_src_w, pipe_config->pipe_src_h);
3702
3703 /* 3699 /*
3704 * Update pipe size and adjust fitter if needed: the reason for this is 3700 * Update pipe size and adjust fitter if needed: the reason for this is
3705 * that in compute_mode_changes we check the native mode (not the pfit 3701 * that in compute_mode_changes we check the native mode (not the pfit
@@ -4832,23 +4828,17 @@ static void skylake_pfit_enable(struct intel_crtc *crtc)
4832 struct intel_crtc_scaler_state *scaler_state = 4828 struct intel_crtc_scaler_state *scaler_state =
4833 &crtc->config->scaler_state; 4829 &crtc->config->scaler_state;
4834 4830
4835 DRM_DEBUG_KMS("for crtc_state = %p\n", crtc->config);
4836
4837 if (crtc->config->pch_pfit.enabled) { 4831 if (crtc->config->pch_pfit.enabled) {
4838 int id; 4832 int id;
4839 4833
4840 if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) { 4834 if (WARN_ON(crtc->config->scaler_state.scaler_id < 0))
4841 DRM_ERROR("Requesting pfit without getting a scaler first\n");
4842 return; 4835 return;
4843 }
4844 4836
4845 id = scaler_state->scaler_id; 4837 id = scaler_state->scaler_id;
4846 I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN | 4838 I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN |
4847 PS_FILTER_MEDIUM | scaler_state->scalers[id].mode); 4839 PS_FILTER_MEDIUM | scaler_state->scalers[id].mode);
4848 I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos); 4840 I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos);
4849 I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size); 4841 I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size);
4850
4851 DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc->config, id);
4852 } 4842 }
4853} 4843}
4854 4844