aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_runtime_pm.c
diff options
context:
space:
mode:
authorAnder Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com>2016-12-02 03:23:56 -0500
committerAnder Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com>2016-12-02 09:42:27 -0500
commitb817c440c1e854f547ba481bec5608f9d9709bcf (patch)
tree1394a969dc02036ca0083309b128d15c9e704093 /drivers/gpu/drm/i915/intel_runtime_pm.c
parent09d093869feb09f098ac7bd28a8dbadccff79216 (diff)
drm/i915/glk: Implement core display init/uninit sequence for geminilake
The sequence is pretty much the same as broxton, except that bspec requires the AUX domains to be enabled. But since those can't be enabled before the phys are initialized, we just use the same sequence as broxton. v2: Don't manually enable AUX domains. (Ander) Signed-off-by: Ander Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/1480667037-11215-9-git-send-email-ander.conselvan.de.oliveira@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/intel_runtime_pm.c')
-rw-r--r--drivers/gpu/drm/i915/intel_runtime_pm.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c
index 4987a66044e6..fb10ee630d2e 100644
--- a/drivers/gpu/drm/i915/intel_runtime_pm.c
+++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
@@ -2721,7 +2721,7 @@ void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume)
2721 2721
2722 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { 2722 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
2723 skl_display_core_init(dev_priv, resume); 2723 skl_display_core_init(dev_priv, resume);
2724 } else if (IS_BROXTON(dev_priv)) { 2724 } else if (IS_GEN9_LP(dev_priv)) {
2725 bxt_display_core_init(dev_priv, resume); 2725 bxt_display_core_init(dev_priv, resume);
2726 } else if (IS_CHERRYVIEW(dev_priv)) { 2726 } else if (IS_CHERRYVIEW(dev_priv)) {
2727 mutex_lock(&power_domains->lock); 2727 mutex_lock(&power_domains->lock);
@@ -2760,7 +2760,7 @@ void intel_power_domains_suspend(struct drm_i915_private *dev_priv)
2760 2760
2761 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) 2761 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
2762 skl_display_core_uninit(dev_priv); 2762 skl_display_core_uninit(dev_priv);
2763 else if (IS_BROXTON(dev_priv)) 2763 else if (IS_GEN9_LP(dev_priv))
2764 bxt_display_core_uninit(dev_priv); 2764 bxt_display_core_uninit(dev_priv);
2765} 2765}
2766 2766