aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_display.c
diff options
context:
space:
mode:
authorPaulo Zanoni <paulo.r.zanoni@intel.com>2013-05-03 11:15:36 -0400
committerDaniel Vetter <daniel.vetter@ffwll.ch>2013-05-10 15:56:30 -0400
commitb97186f0d94808ce94cd9b77b40e78f2fbd6e6b2 (patch)
tree7c396b4a9eb8e8de47e82b7e6956095e68f9307a /drivers/gpu/drm/i915/intel_display.c
parent7df5080bc7f3e3fba9cddac71133ed52864c40be (diff)
drm/i915: add intel_display_power_enabled
This should replace intel_using_power_well. The idea is that we're adding the requested power domain as an argument, so this might enable the code to look less platform-specific and also allows us to easily add new domains in case we need. v2: Add more domains to enum intel_display_power_domain v3: Even more domains requested Requested-by: Daniel Vetter <daniel.vetter@ffwll.ch> Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com> Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_display.c')
-rw-r--r--drivers/gpu/drm/i915/intel_display.c11
1 files changed, 6 insertions, 5 deletions
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index b9d5711c595c..c46f40d88d8e 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -1110,8 +1110,8 @@ void assert_pipe(struct drm_i915_private *dev_priv,
1110 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) 1110 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1111 state = true; 1111 state = true;
1112 1112
1113 if (!intel_using_power_well(dev_priv->dev) && 1113 if (!intel_display_power_enabled(dev_priv->dev,
1114 cpu_transcoder != TRANSCODER_EDP) { 1114 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
1115 cur_state = false; 1115 cur_state = false;
1116 } else { 1116 } else {
1117 reg = PIPECONF(cpu_transcoder); 1117 reg = PIPECONF(cpu_transcoder);
@@ -3532,7 +3532,8 @@ static void haswell_crtc_disable(struct drm_crtc *crtc)
3532 /* XXX: Once we have proper panel fitter state tracking implemented with 3532 /* XXX: Once we have proper panel fitter state tracking implemented with
3533 * hardware state read/check support we should switch to only disable 3533 * hardware state read/check support we should switch to only disable
3534 * the panel fitter when we know it's used. */ 3534 * the panel fitter when we know it's used. */
3535 if (intel_using_power_well(dev)) { 3535 if (intel_display_power_enabled(dev,
3536 POWER_DOMAIN_PIPE_PANEL_FITTER(pipe))) {
3536 I915_WRITE(PF_CTL(pipe), 0); 3537 I915_WRITE(PF_CTL(pipe), 0);
3537 I915_WRITE(PF_WIN_SZ(pipe), 0); 3538 I915_WRITE(PF_WIN_SZ(pipe), 0);
3538 } 3539 }
@@ -6039,8 +6040,8 @@ static bool haswell_get_pipe_config(struct intel_crtc *crtc,
6039 enum transcoder cpu_transcoder = crtc->config.cpu_transcoder; 6040 enum transcoder cpu_transcoder = crtc->config.cpu_transcoder;
6040 uint32_t tmp; 6041 uint32_t tmp;
6041 6042
6042 if (!intel_using_power_well(dev_priv->dev) && 6043 if (!intel_display_power_enabled(dev,
6043 cpu_transcoder != TRANSCODER_EDP) 6044 POWER_DOMAIN_TRANSCODER(cpu_transcoder)))
6044 return false; 6045 return false;
6045 6046
6046 tmp = I915_READ(PIPECONF(cpu_transcoder)); 6047 tmp = I915_READ(PIPECONF(cpu_transcoder));