aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/atom.c
diff options
context:
space:
mode:
authorAlex Deucher <alexander.deucher@amd.com>2015-04-20 16:55:21 -0400
committerAlex Deucher <alexander.deucher@amd.com>2015-06-03 21:03:15 -0400
commitd38ceaf99ed015f2a0b9af3499791bd3a3daae21 (patch)
treec8e237ea218e8ed8a5f64c1654fc01fe5d2239cb /drivers/gpu/drm/amd/amdgpu/atom.c
parent97b2e202fba05b87d720318a6500a337100dab4d (diff)
drm/amdgpu: add core driver (v4)
This adds the non-asic specific core driver code. v2: remove extra kconfig option v3: implement minor fixes from Fengguang Wu v4: fix cast in amdgpu_ucode.c Acked-by: Christian König <christian.koenig@amd.com> Acked-by: Jammy Zhou <Jammy.Zhou@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/atom.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/atom.c1408
1 files changed, 1408 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/atom.c b/drivers/gpu/drm/amd/amdgpu/atom.c
new file mode 100644
index 000000000000..a0346a90d805
--- /dev/null
+++ b/drivers/gpu/drm/amd/amdgpu/atom.c
@@ -0,0 +1,1408 @@
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Author: Stanislaw Skowronek
23 */
24
25#include <linux/module.h>
26#include <linux/sched.h>
27#include <linux/slab.h>
28#include <asm/unaligned.h>
29
30#define ATOM_DEBUG
31
32#include "atom.h"
33#include "atom-names.h"
34#include "atom-bits.h"
35#include "amdgpu.h"
36
37#define ATOM_COND_ABOVE 0
38#define ATOM_COND_ABOVEOREQUAL 1
39#define ATOM_COND_ALWAYS 2
40#define ATOM_COND_BELOW 3
41#define ATOM_COND_BELOWOREQUAL 4
42#define ATOM_COND_EQUAL 5
43#define ATOM_COND_NOTEQUAL 6
44
45#define ATOM_PORT_ATI 0
46#define ATOM_PORT_PCI 1
47#define ATOM_PORT_SYSIO 2
48
49#define ATOM_UNIT_MICROSEC 0
50#define ATOM_UNIT_MILLISEC 1
51
52#define PLL_INDEX 2
53#define PLL_DATA 3
54
55typedef struct {
56 struct atom_context *ctx;
57 uint32_t *ps, *ws;
58 int ps_shift;
59 uint16_t start;
60 unsigned last_jump;
61 unsigned long last_jump_jiffies;
62 bool abort;
63} atom_exec_context;
64
65int amdgpu_atom_debug = 0;
66static int amdgpu_atom_execute_table_locked(struct atom_context *ctx, int index, uint32_t * params);
67int amdgpu_atom_execute_table(struct atom_context *ctx, int index, uint32_t * params);
68
69static uint32_t atom_arg_mask[8] =
70 { 0xFFFFFFFF, 0xFFFF, 0xFFFF00, 0xFFFF0000, 0xFF, 0xFF00, 0xFF0000,
710xFF000000 };
72static int atom_arg_shift[8] = { 0, 0, 8, 16, 0, 8, 16, 24 };
73
74static int atom_dst_to_src[8][4] = {
75 /* translate destination alignment field to the source alignment encoding */
76 {0, 0, 0, 0},
77 {1, 2, 3, 0},
78 {1, 2, 3, 0},
79 {1, 2, 3, 0},
80 {4, 5, 6, 7},
81 {4, 5, 6, 7},
82 {4, 5, 6, 7},
83 {4, 5, 6, 7},
84};
85static int atom_def_dst[8] = { 0, 0, 1, 2, 0, 1, 2, 3 };
86
87static int debug_depth = 0;
88#ifdef ATOM_DEBUG
89static void debug_print_spaces(int n)
90{
91 while (n--)
92 printk(" ");
93}
94
95#define DEBUG(...) do if (amdgpu_atom_debug) { printk(KERN_DEBUG __VA_ARGS__); } while (0)
96#define SDEBUG(...) do if (amdgpu_atom_debug) { printk(KERN_DEBUG); debug_print_spaces(debug_depth); printk(__VA_ARGS__); } while (0)
97#else
98#define DEBUG(...) do { } while (0)
99#define SDEBUG(...) do { } while (0)
100#endif
101
102static uint32_t atom_iio_execute(struct atom_context *ctx, int base,
103 uint32_t index, uint32_t data)
104{
105 uint32_t temp = 0xCDCDCDCD;
106
107 while (1)
108 switch (CU8(base)) {
109 case ATOM_IIO_NOP:
110 base++;
111 break;
112 case ATOM_IIO_READ:
113 temp = ctx->card->ioreg_read(ctx->card, CU16(base + 1));
114 base += 3;
115 break;
116 case ATOM_IIO_WRITE:
117 ctx->card->ioreg_write(ctx->card, CU16(base + 1), temp);
118 base += 3;
119 break;
120 case ATOM_IIO_CLEAR:
121 temp &=
122 ~((0xFFFFFFFF >> (32 - CU8(base + 1))) <<
123 CU8(base + 2));
124 base += 3;
125 break;
126 case ATOM_IIO_SET:
127 temp |=
128 (0xFFFFFFFF >> (32 - CU8(base + 1))) << CU8(base +
129 2);
130 base += 3;
131 break;
132 case ATOM_IIO_MOVE_INDEX:
133 temp &=
134 ~((0xFFFFFFFF >> (32 - CU8(base + 1))) <<
135 CU8(base + 3));
136 temp |=
137 ((index >> CU8(base + 2)) &
138 (0xFFFFFFFF >> (32 - CU8(base + 1)))) << CU8(base +
139 3);
140 base += 4;
141 break;
142 case ATOM_IIO_MOVE_DATA:
143 temp &=
144 ~((0xFFFFFFFF >> (32 - CU8(base + 1))) <<
145 CU8(base + 3));
146 temp |=
147 ((data >> CU8(base + 2)) &
148 (0xFFFFFFFF >> (32 - CU8(base + 1)))) << CU8(base +
149 3);
150 base += 4;
151 break;
152 case ATOM_IIO_MOVE_ATTR:
153 temp &=
154 ~((0xFFFFFFFF >> (32 - CU8(base + 1))) <<
155 CU8(base + 3));
156 temp |=
157 ((ctx->
158 io_attr >> CU8(base + 2)) & (0xFFFFFFFF >> (32 -
159 CU8
160 (base
161 +
162 1))))
163 << CU8(base + 3);
164 base += 4;
165 break;
166 case ATOM_IIO_END:
167 return temp;
168 default:
169 printk(KERN_INFO "Unknown IIO opcode.\n");
170 return 0;
171 }
172}
173
174static uint32_t atom_get_src_int(atom_exec_context *ctx, uint8_t attr,
175 int *ptr, uint32_t *saved, int print)
176{
177 uint32_t idx, val = 0xCDCDCDCD, align, arg;
178 struct atom_context *gctx = ctx->ctx;
179 arg = attr & 7;
180 align = (attr >> 3) & 7;
181 switch (arg) {
182 case ATOM_ARG_REG:
183 idx = U16(*ptr);
184 (*ptr) += 2;
185 if (print)
186 DEBUG("REG[0x%04X]", idx);
187 idx += gctx->reg_block;
188 switch (gctx->io_mode) {
189 case ATOM_IO_MM:
190 val = gctx->card->reg_read(gctx->card, idx);
191 break;
192 case ATOM_IO_PCI:
193 printk(KERN_INFO
194 "PCI registers are not implemented.\n");
195 return 0;
196 case ATOM_IO_SYSIO:
197 printk(KERN_INFO
198 "SYSIO registers are not implemented.\n");
199 return 0;
200 default:
201 if (!(gctx->io_mode & 0x80)) {
202 printk(KERN_INFO "Bad IO mode.\n");
203 return 0;
204 }
205 if (!gctx->iio[gctx->io_mode & 0x7F]) {
206 printk(KERN_INFO
207 "Undefined indirect IO read method %d.\n",
208 gctx->io_mode & 0x7F);
209 return 0;
210 }
211 val =
212 atom_iio_execute(gctx,
213 gctx->iio[gctx->io_mode & 0x7F],
214 idx, 0);
215 }
216 break;
217 case ATOM_ARG_PS:
218 idx = U8(*ptr);
219 (*ptr)++;
220 /* get_unaligned_le32 avoids unaligned accesses from atombios
221 * tables, noticed on a DEC Alpha. */
222 val = get_unaligned_le32((u32 *)&ctx->ps[idx]);
223 if (print)
224 DEBUG("PS[0x%02X,0x%04X]", idx, val);
225 break;
226 case ATOM_ARG_WS:
227 idx = U8(*ptr);
228 (*ptr)++;
229 if (print)
230 DEBUG("WS[0x%02X]", idx);
231 switch (idx) {
232 case ATOM_WS_QUOTIENT:
233 val = gctx->divmul[0];
234 break;
235 case ATOM_WS_REMAINDER:
236 val = gctx->divmul[1];
237 break;
238 case ATOM_WS_DATAPTR:
239 val = gctx->data_block;
240 break;
241 case ATOM_WS_SHIFT:
242 val = gctx->shift;
243 break;
244 case ATOM_WS_OR_MASK:
245 val = 1 << gctx->shift;
246 break;
247 case ATOM_WS_AND_MASK:
248 val = ~(1 << gctx->shift);
249 break;
250 case ATOM_WS_FB_WINDOW:
251 val = gctx->fb_base;
252 break;
253 case ATOM_WS_ATTRIBUTES:
254 val = gctx->io_attr;
255 break;
256 case ATOM_WS_REGPTR:
257 val = gctx->reg_block;
258 break;
259 default:
260 val = ctx->ws[idx];
261 }
262 break;
263 case ATOM_ARG_ID:
264 idx = U16(*ptr);
265 (*ptr) += 2;
266 if (print) {
267 if (gctx->data_block)
268 DEBUG("ID[0x%04X+%04X]", idx, gctx->data_block);
269 else
270 DEBUG("ID[0x%04X]", idx);
271 }
272 val = U32(idx + gctx->data_block);
273 break;
274 case ATOM_ARG_FB:
275 idx = U8(*ptr);
276 (*ptr)++;
277 if ((gctx->fb_base + (idx * 4)) > gctx->scratch_size_bytes) {
278 DRM_ERROR("ATOM: fb read beyond scratch region: %d vs. %d\n",
279 gctx->fb_base + (idx * 4), gctx->scratch_size_bytes);
280 val = 0;
281 } else
282 val = gctx->scratch[(gctx->fb_base / 4) + idx];
283 if (print)
284 DEBUG("FB[0x%02X]", idx);
285 break;
286 case ATOM_ARG_IMM:
287 switch (align) {
288 case ATOM_SRC_DWORD:
289 val = U32(*ptr);
290 (*ptr) += 4;
291 if (print)
292 DEBUG("IMM 0x%08X\n", val);
293 return val;
294 case ATOM_SRC_WORD0:
295 case ATOM_SRC_WORD8:
296 case ATOM_SRC_WORD16:
297 val = U16(*ptr);
298 (*ptr) += 2;
299 if (print)
300 DEBUG("IMM 0x%04X\n", val);
301 return val;
302 case ATOM_SRC_BYTE0:
303 case ATOM_SRC_BYTE8:
304 case ATOM_SRC_BYTE16:
305 case ATOM_SRC_BYTE24:
306 val = U8(*ptr);
307 (*ptr)++;
308 if (print)
309 DEBUG("IMM 0x%02X\n", val);
310 return val;
311 }
312 return 0;
313 case ATOM_ARG_PLL:
314 idx = U8(*ptr);
315 (*ptr)++;
316 if (print)
317 DEBUG("PLL[0x%02X]", idx);
318 val = gctx->card->pll_read(gctx->card, idx);
319 break;
320 case ATOM_ARG_MC:
321 idx = U8(*ptr);
322 (*ptr)++;
323 if (print)
324 DEBUG("MC[0x%02X]", idx);
325 val = gctx->card->mc_read(gctx->card, idx);
326 break;
327 }
328 if (saved)
329 *saved = val;
330 val &= atom_arg_mask[align];
331 val >>= atom_arg_shift[align];
332 if (print)
333 switch (align) {
334 case ATOM_SRC_DWORD:
335 DEBUG(".[31:0] -> 0x%08X\n", val);
336 break;
337 case ATOM_SRC_WORD0:
338 DEBUG(".[15:0] -> 0x%04X\n", val);
339 break;
340 case ATOM_SRC_WORD8:
341 DEBUG(".[23:8] -> 0x%04X\n", val);
342 break;
343 case ATOM_SRC_WORD16:
344 DEBUG(".[31:16] -> 0x%04X\n", val);
345 break;
346 case ATOM_SRC_BYTE0:
347 DEBUG(".[7:0] -> 0x%02X\n", val);
348 break;
349 case ATOM_SRC_BYTE8:
350 DEBUG(".[15:8] -> 0x%02X\n", val);
351 break;
352 case ATOM_SRC_BYTE16:
353 DEBUG(".[23:16] -> 0x%02X\n", val);
354 break;
355 case ATOM_SRC_BYTE24:
356 DEBUG(".[31:24] -> 0x%02X\n", val);
357 break;
358 }
359 return val;
360}
361
362static void atom_skip_src_int(atom_exec_context *ctx, uint8_t attr, int *ptr)
363{
364 uint32_t align = (attr >> 3) & 7, arg = attr & 7;
365 switch (arg) {
366 case ATOM_ARG_REG:
367 case ATOM_ARG_ID:
368 (*ptr) += 2;
369 break;
370 case ATOM_ARG_PLL:
371 case ATOM_ARG_MC:
372 case ATOM_ARG_PS:
373 case ATOM_ARG_WS:
374 case ATOM_ARG_FB:
375 (*ptr)++;
376 break;
377 case ATOM_ARG_IMM:
378 switch (align) {
379 case ATOM_SRC_DWORD:
380 (*ptr) += 4;
381 return;
382 case ATOM_SRC_WORD0:
383 case ATOM_SRC_WORD8:
384 case ATOM_SRC_WORD16:
385 (*ptr) += 2;
386 return;
387 case ATOM_SRC_BYTE0:
388 case ATOM_SRC_BYTE8:
389 case ATOM_SRC_BYTE16:
390 case ATOM_SRC_BYTE24:
391 (*ptr)++;
392 return;
393 }
394 return;
395 }
396}
397
398static uint32_t atom_get_src(atom_exec_context *ctx, uint8_t attr, int *ptr)
399{
400 return atom_get_src_int(ctx, attr, ptr, NULL, 1);
401}
402
403static uint32_t atom_get_src_direct(atom_exec_context *ctx, uint8_t align, int *ptr)
404{
405 uint32_t val = 0xCDCDCDCD;
406
407 switch (align) {
408 case ATOM_SRC_DWORD:
409 val = U32(*ptr);
410 (*ptr) += 4;
411 break;
412 case ATOM_SRC_WORD0:
413 case ATOM_SRC_WORD8:
414 case ATOM_SRC_WORD16:
415 val = U16(*ptr);
416 (*ptr) += 2;
417 break;
418 case ATOM_SRC_BYTE0:
419 case ATOM_SRC_BYTE8:
420 case ATOM_SRC_BYTE16:
421 case ATOM_SRC_BYTE24:
422 val = U8(*ptr);
423 (*ptr)++;
424 break;
425 }
426 return val;
427}
428
429static uint32_t atom_get_dst(atom_exec_context *ctx, int arg, uint8_t attr,
430 int *ptr, uint32_t *saved, int print)
431{
432 return atom_get_src_int(ctx,
433 arg | atom_dst_to_src[(attr >> 3) &
434 7][(attr >> 6) & 3] << 3,
435 ptr, saved, print);
436}
437
438static void atom_skip_dst(atom_exec_context *ctx, int arg, uint8_t attr, int *ptr)
439{
440 atom_skip_src_int(ctx,
441 arg | atom_dst_to_src[(attr >> 3) & 7][(attr >> 6) &
442 3] << 3, ptr);
443}
444
445static void atom_put_dst(atom_exec_context *ctx, int arg, uint8_t attr,
446 int *ptr, uint32_t val, uint32_t saved)
447{
448 uint32_t align =
449 atom_dst_to_src[(attr >> 3) & 7][(attr >> 6) & 3], old_val =
450 val, idx;
451 struct atom_context *gctx = ctx->ctx;
452 old_val &= atom_arg_mask[align] >> atom_arg_shift[align];
453 val <<= atom_arg_shift[align];
454 val &= atom_arg_mask[align];
455 saved &= ~atom_arg_mask[align];
456 val |= saved;
457 switch (arg) {
458 case ATOM_ARG_REG:
459 idx = U16(*ptr);
460 (*ptr) += 2;
461 DEBUG("REG[0x%04X]", idx);
462 idx += gctx->reg_block;
463 switch (gctx->io_mode) {
464 case ATOM_IO_MM:
465 if (idx == 0)
466 gctx->card->reg_write(gctx->card, idx,
467 val << 2);
468 else
469 gctx->card->reg_write(gctx->card, idx, val);
470 break;
471 case ATOM_IO_PCI:
472 printk(KERN_INFO
473 "PCI registers are not implemented.\n");
474 return;
475 case ATOM_IO_SYSIO:
476 printk(KERN_INFO
477 "SYSIO registers are not implemented.\n");
478 return;
479 default:
480 if (!(gctx->io_mode & 0x80)) {
481 printk(KERN_INFO "Bad IO mode.\n");
482 return;
483 }
484 if (!gctx->iio[gctx->io_mode & 0xFF]) {
485 printk(KERN_INFO
486 "Undefined indirect IO write method %d.\n",
487 gctx->io_mode & 0x7F);
488 return;
489 }
490 atom_iio_execute(gctx, gctx->iio[gctx->io_mode & 0xFF],
491 idx, val);
492 }
493 break;
494 case ATOM_ARG_PS:
495 idx = U8(*ptr);
496 (*ptr)++;
497 DEBUG("PS[0x%02X]", idx);
498 ctx->ps[idx] = cpu_to_le32(val);
499 break;
500 case ATOM_ARG_WS:
501 idx = U8(*ptr);
502 (*ptr)++;
503 DEBUG("WS[0x%02X]", idx);
504 switch (idx) {
505 case ATOM_WS_QUOTIENT:
506 gctx->divmul[0] = val;
507 break;
508 case ATOM_WS_REMAINDER:
509 gctx->divmul[1] = val;
510 break;
511 case ATOM_WS_DATAPTR:
512 gctx->data_block = val;
513 break;
514 case ATOM_WS_SHIFT:
515 gctx->shift = val;
516 break;
517 case ATOM_WS_OR_MASK:
518 case ATOM_WS_AND_MASK:
519 break;
520 case ATOM_WS_FB_WINDOW:
521 gctx->fb_base = val;
522 break;
523 case ATOM_WS_ATTRIBUTES:
524 gctx->io_attr = val;
525 break;
526 case ATOM_WS_REGPTR:
527 gctx->reg_block = val;
528 break;
529 default:
530 ctx->ws[idx] = val;
531 }
532 break;
533 case ATOM_ARG_FB:
534 idx = U8(*ptr);
535 (*ptr)++;
536 if ((gctx->fb_base + (idx * 4)) > gctx->scratch_size_bytes) {
537 DRM_ERROR("ATOM: fb write beyond scratch region: %d vs. %d\n",
538 gctx->fb_base + (idx * 4), gctx->scratch_size_bytes);
539 } else
540 gctx->scratch[(gctx->fb_base / 4) + idx] = val;
541 DEBUG("FB[0x%02X]", idx);
542 break;
543 case ATOM_ARG_PLL:
544 idx = U8(*ptr);
545 (*ptr)++;
546 DEBUG("PLL[0x%02X]", idx);
547 gctx->card->pll_write(gctx->card, idx, val);
548 break;
549 case ATOM_ARG_MC:
550 idx = U8(*ptr);
551 (*ptr)++;
552 DEBUG("MC[0x%02X]", idx);
553 gctx->card->mc_write(gctx->card, idx, val);
554 return;
555 }
556 switch (align) {
557 case ATOM_SRC_DWORD:
558 DEBUG(".[31:0] <- 0x%08X\n", old_val);
559 break;
560 case ATOM_SRC_WORD0:
561 DEBUG(".[15:0] <- 0x%04X\n", old_val);
562 break;
563 case ATOM_SRC_WORD8:
564 DEBUG(".[23:8] <- 0x%04X\n", old_val);
565 break;
566 case ATOM_SRC_WORD16:
567 DEBUG(".[31:16] <- 0x%04X\n", old_val);
568 break;
569 case ATOM_SRC_BYTE0:
570 DEBUG(".[7:0] <- 0x%02X\n", old_val);
571 break;
572 case ATOM_SRC_BYTE8:
573 DEBUG(".[15:8] <- 0x%02X\n", old_val);
574 break;
575 case ATOM_SRC_BYTE16:
576 DEBUG(".[23:16] <- 0x%02X\n", old_val);
577 break;
578 case ATOM_SRC_BYTE24:
579 DEBUG(".[31:24] <- 0x%02X\n", old_val);
580 break;
581 }
582}
583
584static void atom_op_add(atom_exec_context *ctx, int *ptr, int arg)
585{
586 uint8_t attr = U8((*ptr)++);
587 uint32_t dst, src, saved;
588 int dptr = *ptr;
589 SDEBUG(" dst: ");
590 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
591 SDEBUG(" src: ");
592 src = atom_get_src(ctx, attr, ptr);
593 dst += src;
594 SDEBUG(" dst: ");
595 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
596}
597
598static void atom_op_and(atom_exec_context *ctx, int *ptr, int arg)
599{
600 uint8_t attr = U8((*ptr)++);
601 uint32_t dst, src, saved;
602 int dptr = *ptr;
603 SDEBUG(" dst: ");
604 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
605 SDEBUG(" src: ");
606 src = atom_get_src(ctx, attr, ptr);
607 dst &= src;
608 SDEBUG(" dst: ");
609 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
610}
611
612static void atom_op_beep(atom_exec_context *ctx, int *ptr, int arg)
613{
614 printk("ATOM BIOS beeped!\n");
615}
616
617static void atom_op_calltable(atom_exec_context *ctx, int *ptr, int arg)
618{
619 int idx = U8((*ptr)++);
620 int r = 0;
621
622 if (idx < ATOM_TABLE_NAMES_CNT)
623 SDEBUG(" table: %d (%s)\n", idx, atom_table_names[idx]);
624 else
625 SDEBUG(" table: %d\n", idx);
626 if (U16(ctx->ctx->cmd_table + 4 + 2 * idx))
627 r = amdgpu_atom_execute_table_locked(ctx->ctx, idx, ctx->ps + ctx->ps_shift);
628 if (r) {
629 ctx->abort = true;
630 }
631}
632
633static void atom_op_clear(atom_exec_context *ctx, int *ptr, int arg)
634{
635 uint8_t attr = U8((*ptr)++);
636 uint32_t saved;
637 int dptr = *ptr;
638 attr &= 0x38;
639 attr |= atom_def_dst[attr >> 3] << 6;
640 atom_get_dst(ctx, arg, attr, ptr, &saved, 0);
641 SDEBUG(" dst: ");
642 atom_put_dst(ctx, arg, attr, &dptr, 0, saved);
643}
644
645static void atom_op_compare(atom_exec_context *ctx, int *ptr, int arg)
646{
647 uint8_t attr = U8((*ptr)++);
648 uint32_t dst, src;
649 SDEBUG(" src1: ");
650 dst = atom_get_dst(ctx, arg, attr, ptr, NULL, 1);
651 SDEBUG(" src2: ");
652 src = atom_get_src(ctx, attr, ptr);
653 ctx->ctx->cs_equal = (dst == src);
654 ctx->ctx->cs_above = (dst > src);
655 SDEBUG(" result: %s %s\n", ctx->ctx->cs_equal ? "EQ" : "NE",
656 ctx->ctx->cs_above ? "GT" : "LE");
657}
658
659static void atom_op_delay(atom_exec_context *ctx, int *ptr, int arg)
660{
661 unsigned count = U8((*ptr)++);
662 SDEBUG(" count: %d\n", count);
663 if (arg == ATOM_UNIT_MICROSEC)
664 udelay(count);
665 else if (!drm_can_sleep())
666 mdelay(count);
667 else
668 msleep(count);
669}
670
671static void atom_op_div(atom_exec_context *ctx, int *ptr, int arg)
672{
673 uint8_t attr = U8((*ptr)++);
674 uint32_t dst, src;
675 SDEBUG(" src1: ");
676 dst = atom_get_dst(ctx, arg, attr, ptr, NULL, 1);
677 SDEBUG(" src2: ");
678 src = atom_get_src(ctx, attr, ptr);
679 if (src != 0) {
680 ctx->ctx->divmul[0] = dst / src;
681 ctx->ctx->divmul[1] = dst % src;
682 } else {
683 ctx->ctx->divmul[0] = 0;
684 ctx->ctx->divmul[1] = 0;
685 }
686}
687
688static void atom_op_eot(atom_exec_context *ctx, int *ptr, int arg)
689{
690 /* functionally, a nop */
691}
692
693static void atom_op_jump(atom_exec_context *ctx, int *ptr, int arg)
694{
695 int execute = 0, target = U16(*ptr);
696 unsigned long cjiffies;
697
698 (*ptr) += 2;
699 switch (arg) {
700 case ATOM_COND_ABOVE:
701 execute = ctx->ctx->cs_above;
702 break;
703 case ATOM_COND_ABOVEOREQUAL:
704 execute = ctx->ctx->cs_above || ctx->ctx->cs_equal;
705 break;
706 case ATOM_COND_ALWAYS:
707 execute = 1;
708 break;
709 case ATOM_COND_BELOW:
710 execute = !(ctx->ctx->cs_above || ctx->ctx->cs_equal);
711 break;
712 case ATOM_COND_BELOWOREQUAL:
713 execute = !ctx->ctx->cs_above;
714 break;
715 case ATOM_COND_EQUAL:
716 execute = ctx->ctx->cs_equal;
717 break;
718 case ATOM_COND_NOTEQUAL:
719 execute = !ctx->ctx->cs_equal;
720 break;
721 }
722 if (arg != ATOM_COND_ALWAYS)
723 SDEBUG(" taken: %s\n", execute ? "yes" : "no");
724 SDEBUG(" target: 0x%04X\n", target);
725 if (execute) {
726 if (ctx->last_jump == (ctx->start + target)) {
727 cjiffies = jiffies;
728 if (time_after(cjiffies, ctx->last_jump_jiffies)) {
729 cjiffies -= ctx->last_jump_jiffies;
730 if ((jiffies_to_msecs(cjiffies) > 5000)) {
731 DRM_ERROR("atombios stuck in loop for more than 5secs aborting\n");
732 ctx->abort = true;
733 }
734 } else {
735 /* jiffies wrap around we will just wait a little longer */
736 ctx->last_jump_jiffies = jiffies;
737 }
738 } else {
739 ctx->last_jump = ctx->start + target;
740 ctx->last_jump_jiffies = jiffies;
741 }
742 *ptr = ctx->start + target;
743 }
744}
745
746static void atom_op_mask(atom_exec_context *ctx, int *ptr, int arg)
747{
748 uint8_t attr = U8((*ptr)++);
749 uint32_t dst, mask, src, saved;
750 int dptr = *ptr;
751 SDEBUG(" dst: ");
752 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
753 mask = atom_get_src_direct(ctx, ((attr >> 3) & 7), ptr);
754 SDEBUG(" mask: 0x%08x", mask);
755 SDEBUG(" src: ");
756 src = atom_get_src(ctx, attr, ptr);
757 dst &= mask;
758 dst |= src;
759 SDEBUG(" dst: ");
760 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
761}
762
763static void atom_op_move(atom_exec_context *ctx, int *ptr, int arg)
764{
765 uint8_t attr = U8((*ptr)++);
766 uint32_t src, saved;
767 int dptr = *ptr;
768 if (((attr >> 3) & 7) != ATOM_SRC_DWORD)
769 atom_get_dst(ctx, arg, attr, ptr, &saved, 0);
770 else {
771 atom_skip_dst(ctx, arg, attr, ptr);
772 saved = 0xCDCDCDCD;
773 }
774 SDEBUG(" src: ");
775 src = atom_get_src(ctx, attr, ptr);
776 SDEBUG(" dst: ");
777 atom_put_dst(ctx, arg, attr, &dptr, src, saved);
778}
779
780static void atom_op_mul(atom_exec_context *ctx, int *ptr, int arg)
781{
782 uint8_t attr = U8((*ptr)++);
783 uint32_t dst, src;
784 SDEBUG(" src1: ");
785 dst = atom_get_dst(ctx, arg, attr, ptr, NULL, 1);
786 SDEBUG(" src2: ");
787 src = atom_get_src(ctx, attr, ptr);
788 ctx->ctx->divmul[0] = dst * src;
789}
790
791static void atom_op_nop(atom_exec_context *ctx, int *ptr, int arg)
792{
793 /* nothing */
794}
795
796static void atom_op_or(atom_exec_context *ctx, int *ptr, int arg)
797{
798 uint8_t attr = U8((*ptr)++);
799 uint32_t dst, src, saved;
800 int dptr = *ptr;
801 SDEBUG(" dst: ");
802 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
803 SDEBUG(" src: ");
804 src = atom_get_src(ctx, attr, ptr);
805 dst |= src;
806 SDEBUG(" dst: ");
807 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
808}
809
810static void atom_op_postcard(atom_exec_context *ctx, int *ptr, int arg)
811{
812 uint8_t val = U8((*ptr)++);
813 SDEBUG("POST card output: 0x%02X\n", val);
814}
815
816static void atom_op_repeat(atom_exec_context *ctx, int *ptr, int arg)
817{
818 printk(KERN_INFO "unimplemented!\n");
819}
820
821static void atom_op_restorereg(atom_exec_context *ctx, int *ptr, int arg)
822{
823 printk(KERN_INFO "unimplemented!\n");
824}
825
826static void atom_op_savereg(atom_exec_context *ctx, int *ptr, int arg)
827{
828 printk(KERN_INFO "unimplemented!\n");
829}
830
831static void atom_op_setdatablock(atom_exec_context *ctx, int *ptr, int arg)
832{
833 int idx = U8(*ptr);
834 (*ptr)++;
835 SDEBUG(" block: %d\n", idx);
836 if (!idx)
837 ctx->ctx->data_block = 0;
838 else if (idx == 255)
839 ctx->ctx->data_block = ctx->start;
840 else
841 ctx->ctx->data_block = U16(ctx->ctx->data_table + 4 + 2 * idx);
842 SDEBUG(" base: 0x%04X\n", ctx->ctx->data_block);
843}
844
845static void atom_op_setfbbase(atom_exec_context *ctx, int *ptr, int arg)
846{
847 uint8_t attr = U8((*ptr)++);
848 SDEBUG(" fb_base: ");
849 ctx->ctx->fb_base = atom_get_src(ctx, attr, ptr);
850}
851
852static void atom_op_setport(atom_exec_context *ctx, int *ptr, int arg)
853{
854 int port;
855 switch (arg) {
856 case ATOM_PORT_ATI:
857 port = U16(*ptr);
858 if (port < ATOM_IO_NAMES_CNT)
859 SDEBUG(" port: %d (%s)\n", port, atom_io_names[port]);
860 else
861 SDEBUG(" port: %d\n", port);
862 if (!port)
863 ctx->ctx->io_mode = ATOM_IO_MM;
864 else
865 ctx->ctx->io_mode = ATOM_IO_IIO | port;
866 (*ptr) += 2;
867 break;
868 case ATOM_PORT_PCI:
869 ctx->ctx->io_mode = ATOM_IO_PCI;
870 (*ptr)++;
871 break;
872 case ATOM_PORT_SYSIO:
873 ctx->ctx->io_mode = ATOM_IO_SYSIO;
874 (*ptr)++;
875 break;
876 }
877}
878
879static void atom_op_setregblock(atom_exec_context *ctx, int *ptr, int arg)
880{
881 ctx->ctx->reg_block = U16(*ptr);
882 (*ptr) += 2;
883 SDEBUG(" base: 0x%04X\n", ctx->ctx->reg_block);
884}
885
886static void atom_op_shift_left(atom_exec_context *ctx, int *ptr, int arg)
887{
888 uint8_t attr = U8((*ptr)++), shift;
889 uint32_t saved, dst;
890 int dptr = *ptr;
891 attr &= 0x38;
892 attr |= atom_def_dst[attr >> 3] << 6;
893 SDEBUG(" dst: ");
894 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
895 shift = atom_get_src_direct(ctx, ATOM_SRC_BYTE0, ptr);
896 SDEBUG(" shift: %d\n", shift);
897 dst <<= shift;
898 SDEBUG(" dst: ");
899 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
900}
901
902static void atom_op_shift_right(atom_exec_context *ctx, int *ptr, int arg)
903{
904 uint8_t attr = U8((*ptr)++), shift;
905 uint32_t saved, dst;
906 int dptr = *ptr;
907 attr &= 0x38;
908 attr |= atom_def_dst[attr >> 3] << 6;
909 SDEBUG(" dst: ");
910 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
911 shift = atom_get_src_direct(ctx, ATOM_SRC_BYTE0, ptr);
912 SDEBUG(" shift: %d\n", shift);
913 dst >>= shift;
914 SDEBUG(" dst: ");
915 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
916}
917
918static void atom_op_shl(atom_exec_context *ctx, int *ptr, int arg)
919{
920 uint8_t attr = U8((*ptr)++), shift;
921 uint32_t saved, dst;
922 int dptr = *ptr;
923 uint32_t dst_align = atom_dst_to_src[(attr >> 3) & 7][(attr >> 6) & 3];
924 SDEBUG(" dst: ");
925 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
926 /* op needs to full dst value */
927 dst = saved;
928 shift = atom_get_src(ctx, attr, ptr);
929 SDEBUG(" shift: %d\n", shift);
930 dst <<= shift;
931 dst &= atom_arg_mask[dst_align];
932 dst >>= atom_arg_shift[dst_align];
933 SDEBUG(" dst: ");
934 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
935}
936
937static void atom_op_shr(atom_exec_context *ctx, int *ptr, int arg)
938{
939 uint8_t attr = U8((*ptr)++), shift;
940 uint32_t saved, dst;
941 int dptr = *ptr;
942 uint32_t dst_align = atom_dst_to_src[(attr >> 3) & 7][(attr >> 6) & 3];
943 SDEBUG(" dst: ");
944 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
945 /* op needs to full dst value */
946 dst = saved;
947 shift = atom_get_src(ctx, attr, ptr);
948 SDEBUG(" shift: %d\n", shift);
949 dst >>= shift;
950 dst &= atom_arg_mask[dst_align];
951 dst >>= atom_arg_shift[dst_align];
952 SDEBUG(" dst: ");
953 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
954}
955
956static void atom_op_sub(atom_exec_context *ctx, int *ptr, int arg)
957{
958 uint8_t attr = U8((*ptr)++);
959 uint32_t dst, src, saved;
960 int dptr = *ptr;
961 SDEBUG(" dst: ");
962 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
963 SDEBUG(" src: ");
964 src = atom_get_src(ctx, attr, ptr);
965 dst -= src;
966 SDEBUG(" dst: ");
967 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
968}
969
970static void atom_op_switch(atom_exec_context *ctx, int *ptr, int arg)
971{
972 uint8_t attr = U8((*ptr)++);
973 uint32_t src, val, target;
974 SDEBUG(" switch: ");
975 src = atom_get_src(ctx, attr, ptr);
976 while (U16(*ptr) != ATOM_CASE_END)
977 if (U8(*ptr) == ATOM_CASE_MAGIC) {
978 (*ptr)++;
979 SDEBUG(" case: ");
980 val =
981 atom_get_src(ctx, (attr & 0x38) | ATOM_ARG_IMM,
982 ptr);
983 target = U16(*ptr);
984 if (val == src) {
985 SDEBUG(" target: %04X\n", target);
986 *ptr = ctx->start + target;
987 return;
988 }
989 (*ptr) += 2;
990 } else {
991 printk(KERN_INFO "Bad case.\n");
992 return;
993 }
994 (*ptr) += 2;
995}
996
997static void atom_op_test(atom_exec_context *ctx, int *ptr, int arg)
998{
999 uint8_t attr = U8((*ptr)++);
1000 uint32_t dst, src;
1001 SDEBUG(" src1: ");
1002 dst = atom_get_dst(ctx, arg, attr, ptr, NULL, 1);
1003 SDEBUG(" src2: ");
1004 src = atom_get_src(ctx, attr, ptr);
1005 ctx->ctx->cs_equal = ((dst & src) == 0);
1006 SDEBUG(" result: %s\n", ctx->ctx->cs_equal ? "EQ" : "NE");
1007}
1008
1009static void atom_op_xor(atom_exec_context *ctx, int *ptr, int arg)
1010{
1011 uint8_t attr = U8((*ptr)++);
1012 uint32_t dst, src, saved;
1013 int dptr = *ptr;
1014 SDEBUG(" dst: ");
1015 dst = atom_get_dst(ctx, arg, attr, ptr, &saved, 1);
1016 SDEBUG(" src: ");
1017 src = atom_get_src(ctx, attr, ptr);
1018 dst ^= src;
1019 SDEBUG(" dst: ");
1020 atom_put_dst(ctx, arg, attr, &dptr, dst, saved);
1021}
1022
1023static void atom_op_debug(atom_exec_context *ctx, int *ptr, int arg)
1024{
1025 printk(KERN_INFO "unimplemented!\n");
1026}
1027
1028static struct {
1029 void (*func) (atom_exec_context *, int *, int);
1030 int arg;
1031} opcode_table[ATOM_OP_CNT] = {
1032 {
1033 NULL, 0}, {
1034 atom_op_move, ATOM_ARG_REG}, {
1035 atom_op_move, ATOM_ARG_PS}, {
1036 atom_op_move, ATOM_ARG_WS}, {
1037 atom_op_move, ATOM_ARG_FB}, {
1038 atom_op_move, ATOM_ARG_PLL}, {
1039 atom_op_move, ATOM_ARG_MC}, {
1040 atom_op_and, ATOM_ARG_REG}, {
1041 atom_op_and, ATOM_ARG_PS}, {
1042 atom_op_and, ATOM_ARG_WS}, {
1043 atom_op_and, ATOM_ARG_FB}, {
1044 atom_op_and, ATOM_ARG_PLL}, {
1045 atom_op_and, ATOM_ARG_MC}, {
1046 atom_op_or, ATOM_ARG_REG}, {
1047 atom_op_or, ATOM_ARG_PS}, {
1048 atom_op_or, ATOM_ARG_WS}, {
1049 atom_op_or, ATOM_ARG_FB}, {
1050 atom_op_or, ATOM_ARG_PLL}, {
1051 atom_op_or, ATOM_ARG_MC}, {
1052 atom_op_shift_left, ATOM_ARG_REG}, {
1053 atom_op_shift_left, ATOM_ARG_PS}, {
1054 atom_op_shift_left, ATOM_ARG_WS}, {
1055 atom_op_shift_left, ATOM_ARG_FB}, {
1056 atom_op_shift_left, ATOM_ARG_PLL}, {
1057 atom_op_shift_left, ATOM_ARG_MC}, {
1058 atom_op_shift_right, ATOM_ARG_REG}, {
1059 atom_op_shift_right, ATOM_ARG_PS}, {
1060 atom_op_shift_right, ATOM_ARG_WS}, {
1061 atom_op_shift_right, ATOM_ARG_FB}, {
1062 atom_op_shift_right, ATOM_ARG_PLL}, {
1063 atom_op_shift_right, ATOM_ARG_MC}, {
1064 atom_op_mul, ATOM_ARG_REG}, {
1065 atom_op_mul, ATOM_ARG_PS}, {
1066 atom_op_mul, ATOM_ARG_WS}, {
1067 atom_op_mul, ATOM_ARG_FB}, {
1068 atom_op_mul, ATOM_ARG_PLL}, {
1069 atom_op_mul, ATOM_ARG_MC}, {
1070 atom_op_div, ATOM_ARG_REG}, {
1071 atom_op_div, ATOM_ARG_PS}, {
1072 atom_op_div, ATOM_ARG_WS}, {
1073 atom_op_div, ATOM_ARG_FB}, {
1074 atom_op_div, ATOM_ARG_PLL}, {
1075 atom_op_div, ATOM_ARG_MC}, {
1076 atom_op_add, ATOM_ARG_REG}, {
1077 atom_op_add, ATOM_ARG_PS}, {
1078 atom_op_add, ATOM_ARG_WS}, {
1079 atom_op_add, ATOM_ARG_FB}, {
1080 atom_op_add, ATOM_ARG_PLL}, {
1081 atom_op_add, ATOM_ARG_MC}, {
1082 atom_op_sub, ATOM_ARG_REG}, {
1083 atom_op_sub, ATOM_ARG_PS}, {
1084 atom_op_sub, ATOM_ARG_WS}, {
1085 atom_op_sub, ATOM_ARG_FB}, {
1086 atom_op_sub, ATOM_ARG_PLL}, {
1087 atom_op_sub, ATOM_ARG_MC}, {
1088 atom_op_setport, ATOM_PORT_ATI}, {
1089 atom_op_setport, ATOM_PORT_PCI}, {
1090 atom_op_setport, ATOM_PORT_SYSIO}, {
1091 atom_op_setregblock, 0}, {
1092 atom_op_setfbbase, 0}, {
1093 atom_op_compare, ATOM_ARG_REG}, {
1094 atom_op_compare, ATOM_ARG_PS}, {
1095 atom_op_compare, ATOM_ARG_WS}, {
1096 atom_op_compare, ATOM_ARG_FB}, {
1097 atom_op_compare, ATOM_ARG_PLL}, {
1098 atom_op_compare, ATOM_ARG_MC}, {
1099 atom_op_switch, 0}, {
1100 atom_op_jump, ATOM_COND_ALWAYS}, {
1101 atom_op_jump, ATOM_COND_EQUAL}, {
1102 atom_op_jump, ATOM_COND_BELOW}, {
1103 atom_op_jump, ATOM_COND_ABOVE}, {
1104 atom_op_jump, ATOM_COND_BELOWOREQUAL}, {
1105 atom_op_jump, ATOM_COND_ABOVEOREQUAL}, {
1106 atom_op_jump, ATOM_COND_NOTEQUAL}, {
1107 atom_op_test, ATOM_ARG_REG}, {
1108 atom_op_test, ATOM_ARG_PS}, {
1109 atom_op_test, ATOM_ARG_WS}, {
1110 atom_op_test, ATOM_ARG_FB}, {
1111 atom_op_test, ATOM_ARG_PLL}, {
1112 atom_op_test, ATOM_ARG_MC}, {
1113 atom_op_delay, ATOM_UNIT_MILLISEC}, {
1114 atom_op_delay, ATOM_UNIT_MICROSEC}, {
1115 atom_op_calltable, 0}, {
1116 atom_op_repeat, 0}, {
1117 atom_op_clear, ATOM_ARG_REG}, {
1118 atom_op_clear, ATOM_ARG_PS}, {
1119 atom_op_clear, ATOM_ARG_WS}, {
1120 atom_op_clear, ATOM_ARG_FB}, {
1121 atom_op_clear, ATOM_ARG_PLL}, {
1122 atom_op_clear, ATOM_ARG_MC}, {
1123 atom_op_nop, 0}, {
1124 atom_op_eot, 0}, {
1125 atom_op_mask, ATOM_ARG_REG}, {
1126 atom_op_mask, ATOM_ARG_PS}, {
1127 atom_op_mask, ATOM_ARG_WS}, {
1128 atom_op_mask, ATOM_ARG_FB}, {
1129 atom_op_mask, ATOM_ARG_PLL}, {
1130 atom_op_mask, ATOM_ARG_MC}, {
1131 atom_op_postcard, 0}, {
1132 atom_op_beep, 0}, {
1133 atom_op_savereg, 0}, {
1134 atom_op_restorereg, 0}, {
1135 atom_op_setdatablock, 0}, {
1136 atom_op_xor, ATOM_ARG_REG}, {
1137 atom_op_xor, ATOM_ARG_PS}, {
1138 atom_op_xor, ATOM_ARG_WS}, {
1139 atom_op_xor, ATOM_ARG_FB}, {
1140 atom_op_xor, ATOM_ARG_PLL}, {
1141 atom_op_xor, ATOM_ARG_MC}, {
1142 atom_op_shl, ATOM_ARG_REG}, {
1143 atom_op_shl, ATOM_ARG_PS}, {
1144 atom_op_shl, ATOM_ARG_WS}, {
1145 atom_op_shl, ATOM_ARG_FB}, {
1146 atom_op_shl, ATOM_ARG_PLL}, {
1147 atom_op_shl, ATOM_ARG_MC}, {
1148 atom_op_shr, ATOM_ARG_REG}, {
1149 atom_op_shr, ATOM_ARG_PS}, {
1150 atom_op_shr, ATOM_ARG_WS}, {
1151 atom_op_shr, ATOM_ARG_FB}, {
1152 atom_op_shr, ATOM_ARG_PLL}, {
1153 atom_op_shr, ATOM_ARG_MC}, {
1154atom_op_debug, 0},};
1155
1156static int amdgpu_atom_execute_table_locked(struct atom_context *ctx, int index, uint32_t * params)
1157{
1158 int base = CU16(ctx->cmd_table + 4 + 2 * index);
1159 int len, ws, ps, ptr;
1160 unsigned char op;
1161 atom_exec_context ectx;
1162 int ret = 0;
1163
1164 if (!base)
1165 return -EINVAL;
1166
1167 len = CU16(base + ATOM_CT_SIZE_PTR);
1168 ws = CU8(base + ATOM_CT_WS_PTR);
1169 ps = CU8(base + ATOM_CT_PS_PTR) & ATOM_CT_PS_MASK;
1170 ptr = base + ATOM_CT_CODE_PTR;
1171
1172 SDEBUG(">> execute %04X (len %d, WS %d, PS %d)\n", base, len, ws, ps);
1173
1174 ectx.ctx = ctx;
1175 ectx.ps_shift = ps / 4;
1176 ectx.start = base;
1177 ectx.ps = params;
1178 ectx.abort = false;
1179 ectx.last_jump = 0;
1180 if (ws)
1181 ectx.ws = kzalloc(4 * ws, GFP_KERNEL);
1182 else
1183 ectx.ws = NULL;
1184
1185 debug_depth++;
1186 while (1) {
1187 op = CU8(ptr++);
1188 if (op < ATOM_OP_NAMES_CNT)
1189 SDEBUG("%s @ 0x%04X\n", atom_op_names[op], ptr - 1);
1190 else
1191 SDEBUG("[%d] @ 0x%04X\n", op, ptr - 1);
1192 if (ectx.abort) {
1193 DRM_ERROR("atombios stuck executing %04X (len %d, WS %d, PS %d) @ 0x%04X\n",
1194 base, len, ws, ps, ptr - 1);
1195 ret = -EINVAL;
1196 goto free;
1197 }
1198
1199 if (op < ATOM_OP_CNT && op > 0)
1200 opcode_table[op].func(&ectx, &ptr,
1201 opcode_table[op].arg);
1202 else
1203 break;
1204
1205 if (op == ATOM_OP_EOT)
1206 break;
1207 }
1208 debug_depth--;
1209 SDEBUG("<<\n");
1210
1211free:
1212 if (ws)
1213 kfree(ectx.ws);
1214 return ret;
1215}
1216
1217int amdgpu_atom_execute_table(struct atom_context *ctx, int index, uint32_t * params)
1218{
1219 int r;
1220
1221 mutex_lock(&ctx->mutex);
1222 /* reset data block */
1223 ctx->data_block = 0;
1224 /* reset reg block */
1225 ctx->reg_block = 0;
1226 /* reset fb window */
1227 ctx->fb_base = 0;
1228 /* reset io mode */
1229 ctx->io_mode = ATOM_IO_MM;
1230 /* reset divmul */
1231 ctx->divmul[0] = 0;
1232 ctx->divmul[1] = 0;
1233 r = amdgpu_atom_execute_table_locked(ctx, index, params);
1234 mutex_unlock(&ctx->mutex);
1235 return r;
1236}
1237
1238static int atom_iio_len[] = { 1, 2, 3, 3, 3, 3, 4, 4, 4, 3 };
1239
1240static void atom_index_iio(struct atom_context *ctx, int base)
1241{
1242 ctx->iio = kzalloc(2 * 256, GFP_KERNEL);
1243 if (!ctx->iio)
1244 return;
1245 while (CU8(base) == ATOM_IIO_START) {
1246 ctx->iio[CU8(base + 1)] = base + 2;
1247 base += 2;
1248 while (CU8(base) != ATOM_IIO_END)
1249 base += atom_iio_len[CU8(base)];
1250 base += 3;
1251 }
1252}
1253
1254struct atom_context *amdgpu_atom_parse(struct card_info *card, void *bios)
1255{
1256 int base;
1257 struct atom_context *ctx =
1258 kzalloc(sizeof(struct atom_context), GFP_KERNEL);
1259 char *str;
1260 char name[512];
1261 int i;
1262
1263 if (!ctx)
1264 return NULL;
1265
1266 ctx->card = card;
1267 ctx->bios = bios;
1268
1269 if (CU16(0) != ATOM_BIOS_MAGIC) {
1270 printk(KERN_INFO "Invalid BIOS magic.\n");
1271 kfree(ctx);
1272 return NULL;
1273 }
1274 if (strncmp
1275 (CSTR(ATOM_ATI_MAGIC_PTR), ATOM_ATI_MAGIC,
1276 strlen(ATOM_ATI_MAGIC))) {
1277 printk(KERN_INFO "Invalid ATI magic.\n");
1278 kfree(ctx);
1279 return NULL;
1280 }
1281
1282 base = CU16(ATOM_ROM_TABLE_PTR);
1283 if (strncmp
1284 (CSTR(base + ATOM_ROM_MAGIC_PTR), ATOM_ROM_MAGIC,
1285 strlen(ATOM_ROM_MAGIC))) {
1286 printk(KERN_INFO "Invalid ATOM magic.\n");
1287 kfree(ctx);
1288 return NULL;
1289 }
1290
1291 ctx->cmd_table = CU16(base + ATOM_ROM_CMD_PTR);
1292 ctx->data_table = CU16(base + ATOM_ROM_DATA_PTR);
1293 atom_index_iio(ctx, CU16(ctx->data_table + ATOM_DATA_IIO_PTR) + 4);
1294 if (!ctx->iio) {
1295 amdgpu_atom_destroy(ctx);
1296 return NULL;
1297 }
1298
1299 str = CSTR(CU16(base + ATOM_ROM_MSG_PTR));
1300 while (*str && ((*str == '\n') || (*str == '\r')))
1301 str++;
1302 /* name string isn't always 0 terminated */
1303 for (i = 0; i < 511; i++) {
1304 name[i] = str[i];
1305 if (name[i] < '.' || name[i] > 'z') {
1306 name[i] = 0;
1307 break;
1308 }
1309 }
1310 printk(KERN_INFO "ATOM BIOS: %s\n", name);
1311
1312 return ctx;
1313}
1314
1315int amdgpu_atom_asic_init(struct atom_context *ctx)
1316{
1317 int hwi = CU16(ctx->data_table + ATOM_DATA_FWI_PTR);
1318 uint32_t ps[16];
1319 int ret;
1320
1321 memset(ps, 0, 64);
1322
1323 ps[0] = cpu_to_le32(CU32(hwi + ATOM_FWI_DEFSCLK_PTR));
1324 ps[1] = cpu_to_le32(CU32(hwi + ATOM_FWI_DEFMCLK_PTR));
1325 if (!ps[0] || !ps[1])
1326 return 1;
1327
1328 if (!CU16(ctx->cmd_table + 4 + 2 * ATOM_CMD_INIT))
1329 return 1;
1330 ret = amdgpu_atom_execute_table(ctx, ATOM_CMD_INIT, ps);
1331 if (ret)
1332 return ret;
1333
1334 memset(ps, 0, 64);
1335
1336 return ret;
1337}
1338
1339void amdgpu_atom_destroy(struct atom_context *ctx)
1340{
1341 kfree(ctx->iio);
1342 kfree(ctx);
1343}
1344
1345bool amdgpu_atom_parse_data_header(struct atom_context *ctx, int index,
1346 uint16_t * size, uint8_t * frev, uint8_t * crev,
1347 uint16_t * data_start)
1348{
1349 int offset = index * 2 + 4;
1350 int idx = CU16(ctx->data_table + offset);
1351 u16 *mdt = (u16 *)(ctx->bios + ctx->data_table + 4);
1352
1353 if (!mdt[index])
1354 return false;
1355
1356 if (size)
1357 *size = CU16(idx);
1358 if (frev)
1359 *frev = CU8(idx + 2);
1360 if (crev)
1361 *crev = CU8(idx + 3);
1362 *data_start = idx;
1363 return true;
1364}
1365
1366bool amdgpu_atom_parse_cmd_header(struct atom_context *ctx, int index, uint8_t * frev,
1367 uint8_t * crev)
1368{
1369 int offset = index * 2 + 4;
1370 int idx = CU16(ctx->cmd_table + offset);
1371 u16 *mct = (u16 *)(ctx->bios + ctx->cmd_table + 4);
1372
1373 if (!mct[index])
1374 return false;
1375
1376 if (frev)
1377 *frev = CU8(idx + 2);
1378 if (crev)
1379 *crev = CU8(idx + 3);
1380 return true;
1381}
1382
1383int amdgpu_atom_allocate_fb_scratch(struct atom_context *ctx)
1384{
1385 int index = GetIndexIntoMasterTable(DATA, VRAM_UsageByFirmware);
1386 uint16_t data_offset;
1387 int usage_bytes = 0;
1388 struct _ATOM_VRAM_USAGE_BY_FIRMWARE *firmware_usage;
1389
1390 if (amdgpu_atom_parse_data_header(ctx, index, NULL, NULL, NULL, &data_offset)) {
1391 firmware_usage = (struct _ATOM_VRAM_USAGE_BY_FIRMWARE *)(ctx->bios + data_offset);
1392
1393 DRM_DEBUG("atom firmware requested %08x %dkb\n",
1394 le32_to_cpu(firmware_usage->asFirmwareVramReserveInfo[0].ulStartAddrUsedByFirmware),
1395 le16_to_cpu(firmware_usage->asFirmwareVramReserveInfo[0].usFirmwareUseInKb));
1396
1397 usage_bytes = le16_to_cpu(firmware_usage->asFirmwareVramReserveInfo[0].usFirmwareUseInKb) * 1024;
1398 }
1399 ctx->scratch_size_bytes = 0;
1400 if (usage_bytes == 0)
1401 usage_bytes = 20 * 1024;
1402 /* allocate some scratch memory */
1403 ctx->scratch = kzalloc(usage_bytes, GFP_KERNEL);
1404 if (!ctx->scratch)
1405 return -ENOMEM;
1406 ctx->scratch_size_bytes = usage_bytes;
1407 return 0;
1408}
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-27 23:48:49 -0400