drm/amd/powerplay: add function print_clk_levels for navi10

add sysfs interface of print_clk_levels sysfs for navi10.

Signed-off-by: Kevin Wang <kevin1.wang@amd.com>
Reviewed-by: Huang Rui <ray.huang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

1 files changed, 12 insertions, 12 deletions

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c
index 9f4ed75ade2f..6f33b9678457 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c
@@ -726,10 +726,10 @@ static ssize_t amdgpu_get_pp_od_clk_voltage(struct device *dev,
         uint32_t size = 0;
 
         if (is_support_sw_smu(adev)) {
-                size = smu_print_clk_levels(&adev->smu, OD_SCLK, buf);
-                size += smu_print_clk_levels(&adev->smu, OD_MCLK, buf+size);
-                size += smu_print_clk_levels(&adev->smu, OD_VDDC_CURVE, buf+size);
-                size += smu_print_clk_levels(&adev->smu, OD_RANGE, buf+size);
+                size = smu_print_clk_levels(&adev->smu, SMU_OD_SCLK, buf);
+                size += smu_print_clk_levels(&adev->smu, SMU_OD_MCLK, buf+size);
+                size += smu_print_clk_levels(&adev->smu, SMU_OD_VDDC_CURVE, buf+size);
+                size += smu_print_clk_levels(&adev->smu, SMU_OD_RANGE, buf+size);
                 return size;
         } else if (adev->powerplay.pp_funcs->print_clock_levels) {
                 size = amdgpu_dpm_print_clock_levels(adev, OD_SCLK, buf);
@@ -840,7 +840,7 @@ static ssize_t amdgpu_get_pp_dpm_sclk(struct device *dev,
                 return adev->virt.ops->get_pp_clk(adev, PP_SCLK, buf);
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_SCLK, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_SCLK, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_SCLK, buf);
         else
@@ -923,7 +923,7 @@ static ssize_t amdgpu_get_pp_dpm_mclk(struct device *dev,
                 return adev->virt.ops->get_pp_clk(adev, PP_MCLK, buf);
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_MCLK, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_MCLK, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_MCLK, buf);
         else
@@ -966,7 +966,7 @@ static ssize_t amdgpu_get_pp_dpm_socclk(struct device *dev,
         struct amdgpu_device *adev = ddev->dev_private;
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_SOCCLK, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_SOCCLK, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_SOCCLK, buf);
         else
@@ -1006,7 +1006,7 @@ static ssize_t amdgpu_get_pp_dpm_fclk(struct device *dev,
         struct amdgpu_device *adev = ddev->dev_private;
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_FCLK, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_FCLK, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_FCLK, buf);
         else
@@ -1046,7 +1046,7 @@ static ssize_t amdgpu_get_pp_dpm_dcefclk(struct device *dev,
         struct amdgpu_device *adev = ddev->dev_private;
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_DCEFCLK, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_DCEFCLK, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_DCEFCLK, buf);
         else
@@ -1086,7 +1086,7 @@ static ssize_t amdgpu_get_pp_dpm_pcie(struct device *dev,
         struct amdgpu_device *adev = ddev->dev_private;
 
         if (is_support_sw_smu(adev))
-                return smu_print_clk_levels(&adev->smu, PP_PCIE, buf);
+                return smu_print_clk_levels(&adev->smu, SMU_PCIE, buf);
         else if (adev->powerplay.pp_funcs->print_clock_levels)
                 return amdgpu_dpm_print_clock_levels(adev, PP_PCIE, buf);
         else
@@ -1127,7 +1127,7 @@ static ssize_t amdgpu_get_pp_sclk_od(struct device *dev,
         uint32_t value = 0;
 
         if (is_support_sw_smu(adev))
-                value = smu_get_od_percentage(&(adev->smu), OD_SCLK);
+                value = smu_get_od_percentage(&(adev->smu), SMU_OD_SCLK);
         else if (adev->powerplay.pp_funcs->get_sclk_od)
                 value = amdgpu_dpm_get_sclk_od(adev);
 
@@ -1178,7 +1178,7 @@ static ssize_t amdgpu_get_pp_mclk_od(struct device *dev,
         uint32_t value = 0;
 
         if (is_support_sw_smu(adev))
-                value = smu_get_od_percentage(&(adev->smu), OD_MCLK);
+                value = smu_get_od_percentage(&(adev->smu), SMU_OD_MCLK);
         else if (adev->powerplay.pp_funcs->get_mclk_od)
                 value = amdgpu_dpm_get_mclk_od(adev);