fpga: dfl: add fpga region platform driver for FME

This patch adds fpga region platform driver for FPGA Management Engine.
It register an fpga region with given fpga manager / bridge device.

Signed-off-by: Tim Whisonant <tim.whisonant@intel.com>
Signed-off-by: Enno Luebbers <enno.luebbers@intel.com>
Signed-off-by: Shiva Rao <shiva.rao@intel.com>
Signed-off-by: Christopher Rauer <christopher.rauer@intel.com>
Signed-off-by: Wu Hao <hao.wu@intel.com>
Acked-by: Alan Tull <atull@kernel.org>
Acked-by: Moritz Fischer <mdf@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

3 files changed, 95 insertions, 0 deletions

diff --git a/drivers/fpga/Kconfig b/drivers/fpga/Kconfig
index 11d1943b91d4..f99f422feec9 100644
--- a/drivers/fpga/Kconfig
+++ b/drivers/fpga/Kconfig
@@ -168,6 +168,12 @@ config FPGA_DFL_FME_BRIDGE
         help
           Say Y to enable FPGA Bridge driver for FPGA Management Engine.
 
+config FPGA_DFL_FME_REGION
+        tristate "FPGA DFL FME Region Driver"
+        depends on FPGA_DFL_FME && HAS_IOMEM
+        help
+          Say Y to enable FPGA Region driver for FPGA Management Engine.
+
 config FPGA_DFL_PCI
         tristate "FPGA DFL PCIe Device Driver"
         depends on PCI && FPGA_DFL
diff --git a/drivers/fpga/Makefile b/drivers/fpga/Makefile
index cda05515ebfd..637c27512c28 100644
--- a/drivers/fpga/Makefile
+++ b/drivers/fpga/Makefile
@@ -34,6 +34,7 @@ obj-$(CONFIG_FPGA_DFL)			+= dfl.o
 obj-$(CONFIG_FPGA_DFL_FME)              += dfl-fme.o
 obj-$(CONFIG_FPGA_DFL_FME_MGR)          += dfl-fme-mgr.o
 obj-$(CONFIG_FPGA_DFL_FME_BRIDGE)       += dfl-fme-br.o
+obj-$(CONFIG_FPGA_DFL_FME_REGION)       += dfl-fme-region.o
 
 dfl-fme-objs := dfl-fme-main.o dfl-fme-pr.o
 
diff --git a/drivers/fpga/dfl-fme-region.c b/drivers/fpga/dfl-fme-region.c
new file mode 100644
index 000000000000..a6e0bde7cc31
--- /dev/null
+++ b/drivers/fpga/dfl-fme-region.c
@@ -0,0 +1,88 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * FPGA Region Driver for FPGA Management Engine (FME)
+ *
+ * Copyright (C) 2017-2018 Intel Corporation, Inc.
+ *
+ * Authors:
+ *   Wu Hao <hao.wu@intel.com>
+ *   Joseph Grecco <joe.grecco@intel.com>
+ *   Enno Luebbers <enno.luebbers@intel.com>
+ *   Tim Whisonant <tim.whisonant@intel.com>
+ *   Ananda Ravuri <ananda.ravuri@intel.com>
+ *   Henry Mitchel <henry.mitchel@intel.com>
+ */
+
+#include <linux/module.h>
+#include <linux/fpga/fpga-region.h>
+
+#include "dfl-fme-pr.h"
+
+static int fme_region_get_bridges(struct fpga_region *region)
+{
+        struct dfl_fme_region_pdata *pdata = region->priv;
+        struct device *dev = &pdata->br->dev;
+
+        return fpga_bridge_get_to_list(dev, region->info, &region->bridge_list);
+}
+
+static int fme_region_probe(struct platform_device *pdev)
+{
+        struct dfl_fme_region_pdata *pdata = dev_get_platdata(&pdev->dev);
+        struct device *dev = &pdev->dev;
+        struct fpga_region *region;
+        struct fpga_manager *mgr;
+        int ret;
+
+        mgr = fpga_mgr_get(&pdata->mgr->dev);
+        if (IS_ERR(mgr))
+                return -EPROBE_DEFER;
+
+        region = fpga_region_create(dev, mgr, fme_region_get_bridges);
+        if (!region) {
+                ret = -ENOMEM;
+                goto eprobe_mgr_put;
+        }
+
+        region->priv = pdata;
+        platform_set_drvdata(pdev, region);
+
+        ret = fpga_region_register(region);
+        if (ret)
+                goto region_free;
+
+        dev_dbg(dev, "DFL FME FPGA Region probed\n");
+
+        return 0;
+
+region_free:
+        fpga_region_free(region);
+eprobe_mgr_put:
+        fpga_mgr_put(mgr);
+        return ret;
+}
+
+static int fme_region_remove(struct platform_device *pdev)
+{
+        struct fpga_region *region = dev_get_drvdata(&pdev->dev);
+
+        fpga_region_unregister(region);
+        fpga_mgr_put(region->mgr);
+
+        return 0;
+}
+
+static struct platform_driver fme_region_driver = {
+        .driver = {
+                .name    = DFL_FPGA_FME_REGION,
+        },
+        .probe   = fme_region_probe,
+        .remove  = fme_region_remove,
+};
+
+module_platform_driver(fme_region_driver);
+
+MODULE_DESCRIPTION("FPGA Region for DFL FPGA Management Engine");
+MODULE_AUTHOR("Intel Corporation");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:dfl-fme-region");