clk: meson: add od3 to the pll driver

Some meson plls, such as the hdmi pll, are using a 3rd od parameter,
which is yet another "power of 2" post divider. Add it to fix the
calculation of the hdmi_pll rate

Fixes: 738f66d3211d ("clk: gxbb: add AmLogic GXBB clk controller driver")
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>

1 files changed, 2 insertions, 0 deletions

diff --git a/drivers/clk/meson/clkc.h b/drivers/clk/meson/clkc.h
index c2ff0520ce53..4acb35bda669 100644
--- a/drivers/clk/meson/clkc.h
+++ b/drivers/clk/meson/clkc.h
@@ -41,6 +41,7 @@ struct pll_rate_table {
         u16             n;
         u16             od;
         u16             od2;
+        u16             od3;
         u16             frac;
 };
 
@@ -92,6 +93,7 @@ struct meson_clk_pll {
         struct parm frac;
         struct parm od;
         struct parm od2;
+        struct parm od3;
         const struct pll_setup_params params;
         const struct pll_rate_table *rate_table;
         unsigned int rate_count;