aboutsummaryrefslogtreecommitdiffstats
path: root/arch/tile/kernel
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2016-05-23 22:05:11 -0400
committerLinus Torvalds <torvalds@linux-foundation.org>2016-05-23 22:05:11 -0400
commitd6542d76ec88dde3305b06c03952d87b15bbc292 (patch)
tree4510f1b1bef283f22e168bbfd5933983c991fe78 /arch/tile/kernel
parent3ec438afed6f166f1774b3e95b9a65e3b6da5f2c (diff)
parentbdf03e59f8c136f709dd44987ad21f6ce19dc98c (diff)
Merge git://git.kernel.org/pub/scm/linux/kernel/git/cmetcalf/linux-tile
Pull arch/tile updates from Chris Metcalf: "This is an even quieter cycle than usual" * git://git.kernel.org/pub/scm/linux/kernel/git/cmetcalf/linux-tile: Fix typo Fix typo Fix typo tile: sort the "select" lines in the TILE/TILEGX configs tile: clarify barrier semantics of atomic_add_return tile/defconfigs: Remove CONFIG_IPV6_PRIVACY
Diffstat (limited to 'arch/tile/kernel')
-rw-r--r--arch/tile/kernel/pci_gx.c4
-rw-r--r--arch/tile/kernel/unaligned.c4
2 files changed, 4 insertions, 4 deletions
diff --git a/arch/tile/kernel/pci_gx.c b/arch/tile/kernel/pci_gx.c
index aa2b44cd8fd3..0e7a5d09e023 100644
--- a/arch/tile/kernel/pci_gx.c
+++ b/arch/tile/kernel/pci_gx.c
@@ -40,7 +40,7 @@
40#include <arch/sim.h> 40#include <arch/sim.h>
41 41
42/* 42/*
43 * This file containes the routines to search for PCI buses, 43 * This file contains the routines to search for PCI buses,
44 * enumerate the buses, and configure any attached devices. 44 * enumerate the buses, and configure any attached devices.
45 */ 45 */
46 46
@@ -434,7 +434,7 @@ int __init tile_pci_init(void)
434 434
435 /* 435 /*
436 * Now determine which PCIe ports are configured to operate in RC 436 * Now determine which PCIe ports are configured to operate in RC
437 * mode. There is a differece in the port configuration capability 437 * mode. There is a difference in the port configuration capability
438 * between the Gx36 and Gx72 devices. 438 * between the Gx36 and Gx72 devices.
439 * 439 *
440 * The Gx36 has configuration capability for each of the 3 PCIe 440 * The Gx36 has configuration capability for each of the 3 PCIe
diff --git a/arch/tile/kernel/unaligned.c b/arch/tile/kernel/unaligned.c
index 0db5f7c9d9e5..9772a3554282 100644
--- a/arch/tile/kernel/unaligned.c
+++ b/arch/tile/kernel/unaligned.c
@@ -188,7 +188,7 @@ static void find_regs(tilegx_bundle_bits bundle, uint64_t *rd, uint64_t *ra,
188 * Parse fault bundle, find potential used registers and mark 188 * Parse fault bundle, find potential used registers and mark
189 * corresponding bits in reg_map and alias_map. These 2 bit maps 189 * corresponding bits in reg_map and alias_map. These 2 bit maps
190 * are used to find the scratch registers and determine if there 190 * are used to find the scratch registers and determine if there
191 * is register alais. 191 * is register alias.
192 */ 192 */
193 if (bundle & TILEGX_BUNDLE_MODE_MASK) { /* Y Mode Bundle. */ 193 if (bundle & TILEGX_BUNDLE_MODE_MASK) { /* Y Mode Bundle. */
194 194
@@ -1529,7 +1529,7 @@ void do_unaligned(struct pt_regs *regs, int vecnum)
1529 } 1529 }
1530 1530
1531 1531
1532 /* Read the bundle casued the exception! */ 1532 /* Read the bundle caused the exception! */
1533 pc = (tilegx_bundle_bits __user *)(regs->pc); 1533 pc = (tilegx_bundle_bits __user *)(regs->pc);
1534 if (get_user(bundle, pc) != 0) { 1534 if (get_user(bundle, pc) != 0) {
1535 /* Probably never be here since pc is valid user address.*/ 1535 /* Probably never be here since pc is valid user address.*/