aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/setup.c
diff options
context:
space:
mode:
authorDavid S. Miller <davem@davemloft.net>2018-11-24 20:01:43 -0500
committerDavid S. Miller <davem@davemloft.net>2018-11-24 20:01:43 -0500
commitb1bf78bfb2e4c9ffa03ccdbc60d89a2f7c5fd82c (patch)
treefcd93c3f54a72ca6a6ee97f015efebe6d80a3271 /arch/mips/kernel/setup.c
parentaea0a897af9e44c258e8ab9296fad417f1bc063a (diff)
parentd146194f31c96f9b260c5a1cf1592d2e7f82a2e2 (diff)
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net
Diffstat (limited to 'arch/mips/kernel/setup.c')
-rw-r--r--arch/mips/kernel/setup.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/mips/kernel/setup.c b/arch/mips/kernel/setup.c
index ea09ed6a80a9..8c6c48ed786a 100644
--- a/arch/mips/kernel/setup.c
+++ b/arch/mips/kernel/setup.c
@@ -794,6 +794,7 @@ static void __init arch_mem_init(char **cmdline_p)
794 794
795 /* call board setup routine */ 795 /* call board setup routine */
796 plat_mem_setup(); 796 plat_mem_setup();
797 memblock_set_bottom_up(true);
797 798
798 /* 799 /*
799 * Make sure all kernel memory is in the maps. The "UP" and 800 * Make sure all kernel memory is in the maps. The "UP" and
ef='#n209'>209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331










































































































































































































































































































































                                                                               
/*
 * Copyright (c) 2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/*
 * Function naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef _hw_ioctrl_gv100_h_
#define _hw_ioctrl_gv100_h_

static inline u32 ioctrl_reset_r(void)
{
	return 0x00000140U;
}
static inline u32 ioctrl_reset_sw_post_reset_delay_microseconds_v(void)
{
	return 0x00000008U;
}
static inline u32 ioctrl_reset_linkreset_f(u32 v)
{
	return (v & 0x3fU) << 8U;
}
static inline u32 ioctrl_reset_linkreset_m(void)
{
	return 0x3fU << 8U;
}
static inline u32 ioctrl_reset_linkreset_v(u32 r)
{
	return (r >> 8U) & 0x3fU;
}
static inline u32 ioctrl_debug_reset_r(void)
{
	return 0x00000144U;
}
static inline u32 ioctrl_debug_reset_link_f(u32 v)
{
	return (v & 0x3fU) << 0U;
}
static inline u32 ioctrl_debug_reset_link_m(void)
{
	return 0x3fU << 0U;
}
static inline u32 ioctrl_debug_reset_link_v(u32 r)
{
	return (r >> 0U) & 0x3fU;
}
static inline u32 ioctrl_debug_reset_common_f(u32 v)
{
	return (v & 0x1U) << 31U;
}
static inline u32 ioctrl_debug_reset_common_m(void)
{
	return 0x1U << 31U;
}
static inline u32 ioctrl_debug_reset_common_v(u32 r)
{
	return (r >> 31U) & 0x1U;
}
static inline u32 ioctrl_clock_control_r(u32 i)
{
	return 0x00000180U + i*4U;
}
static inline u32 ioctrl_clock_control__size_1_v(void)
{
	return 0x00000006U;
}
static inline u32 ioctrl_clock_control_clkdis_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 ioctrl_clock_control_clkdis_m(void)
{
	return 0x1U << 0U;
}
static inline u32 ioctrl_clock_control_clkdis_v(u32 r)
{
	return (r >> 0U) & 0x1U;
}
static inline u32 ioctrl_top_intr_0_status_r(void)
{
	return 0x00000200U;
}
static inline u32 ioctrl_top_intr_0_status_link_f(u32 v)
{
	return (v & 0x3fU) << 0U;
}
static inline u32 ioctrl_top_intr_0_status_link_m(void)
{
	return 0x3fU << 0U;
}
static inline u32 ioctrl_top_intr_0_status_link_v(u32 r)
{
	return (r >> 0U) & 0x3fU;
}
static inline u32 ioctrl_top_intr_0_status_common_f(u32 v)
{
	return (v & 0x1U) << 31U;
}
static inline u32 ioctrl_top_intr_0_status_common_m(void)
{
	return 0x1U << 31U;
}
static inline u32 ioctrl_top_intr_0_status_common_v(u32 r)
{
	return (r >> 31U) & 0x1U;
}
static inline u32 ioctrl_common_intr_0_mask_r(void)
{
	return 0x00000220U;
}
static inline u32 ioctrl_common_intr_0_mask_fatal_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 ioctrl_common_intr_0_mask_fatal_v(u32 r)
{
	return (r >> 0U) & 0x1U;