diff options
| author | Linus Torvalds <torvalds@linux-foundation.org> | 2010-10-29 14:13:10 -0400 |
|---|---|---|
| committer | Linus Torvalds <torvalds@linux-foundation.org> | 2010-10-29 14:13:10 -0400 |
| commit | b77d643ced576bdd1e918aebda869de74696cde9 (patch) | |
| tree | bb5d708f4bbb48461923a28e63a8cf8bdd477dd7 /arch/mips/include/asm/octeon/pci-octeon.h | |
| parent | b4020c1b198c0f0c0b0ff0cfdd824a26b93edd6f (diff) | |
| parent | 64575f918f3279d8487cf670dbefa956ce16a526 (diff) | |
Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/upstream-linus
* 'upstream' of git://git.linux-mips.org/pub/scm/upstream-linus: (46 commits)
ftrace/MIPS: Enable C Version of recordmcount
ftrace/MIPS: Add module support for C version of recordmcount
ftrace/MIPS: Add MIPS64 support for C version of recordmcount
MIPS: Make TASK_SIZE reflect proper size for both 32 and 64 bit processes.
MIPS: Allow UserLocal on MIPS_R1 processors
MIPS: Honor L2 bypass bit
MIPS: Add BMIPS CP0 register definitions
MIPS: Add BMIPS processor types to Kconfig
MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC code
MIPS: Add support for hardware performance events (mipsxx)
MIPS: Perf-events: Add callchain support
MIPS: add support for hardware performance events (skeleton)
MIPS: add support for software performance events
MIPS: define local_xchg from xchg_local to atomic_long_xchg
MIPS: AR7: Add support for Titan (TNETV10xx) SoC variant
MIPS: AR7: Initialize GPIO earlier
MIPS: Add platform device and Kconfig for Octeon USB EHCI / OHCI
USB: Add EHCI and OHCH glue for OCTEON II SOCs.
MIPS: Octeon: Add register definitions for EHCI / OHCI USB glue logic.
MIPS: Octeon: Apply CN63XXP1 errata workarounds.
...
Diffstat (limited to 'arch/mips/include/asm/octeon/pci-octeon.h')
| -rw-r--r-- | arch/mips/include/asm/octeon/pci-octeon.h | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/mips/include/asm/octeon/pci-octeon.h b/arch/mips/include/asm/octeon/pci-octeon.h index ece78043acf6..fba2ba200f58 100644 --- a/arch/mips/include/asm/octeon/pci-octeon.h +++ b/arch/mips/include/asm/octeon/pci-octeon.h | |||
| @@ -36,6 +36,16 @@ extern int (*octeon_pcibios_map_irq)(const struct pci_dev *dev, | |||
| 36 | u8 slot, u8 pin); | 36 | u8 slot, u8 pin); |
| 37 | 37 | ||
| 38 | /* | 38 | /* |
| 39 | * For PCI (not PCIe) the BAR2 base address. | ||
| 40 | */ | ||
| 41 | #define OCTEON_BAR2_PCI_ADDRESS 0x8000000000ull | ||
| 42 | |||
| 43 | /* | ||
| 44 | * For PCI (not PCIe) the base of the memory mapped by BAR1 | ||
| 45 | */ | ||
| 46 | extern u64 octeon_bar1_pci_phys; | ||
| 47 | |||
| 48 | /* | ||
| 39 | * The following defines are used when octeon_dma_bar_type = | 49 | * The following defines are used when octeon_dma_bar_type = |
| 40 | * OCTEON_DMA_BAR_TYPE_BIG | 50 | * OCTEON_DMA_BAR_TYPE_BIG |
| 41 | */ | 51 | */ |
