aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/tegra30.dtsi
diff options
context:
space:
mode:
authorStephen Warren <swarren@nvidia.com>2013-11-11 15:05:59 -0500
committerStephen Warren <swarren@nvidia.com>2013-12-11 18:42:38 -0500
commit034d023f6779c0ff35ac2342107a00c71ced9f2a (patch)
tree17c801d59280291a25607ab44d95735d3f66735a /arch/arm/boot/dts/tegra30.dtsi
parent3393d42205905a8e7959463f51c214b1ff605c71 (diff)
ARM: tegra: update DT files to add DMA properties
This patch switches the Tegra DT files to use the standard DMA DT bindings rather than custom properties. Note that the legacy properties are not yet removed; the drivers must be updated to use the new properties first. Signed-off-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'arch/arm/boot/dts/tegra30.dtsi')
-rw-r--r--arch/arm/boot/dts/tegra30.dtsi39
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
index 1e1a0171c87c..bf2602b87a79 100644
--- a/arch/arm/boot/dts/tegra30.dtsi
+++ b/arch/arm/boot/dts/tegra30.dtsi
@@ -302,6 +302,7 @@
302 clocks = <&tegra_car TEGRA30_CLK_APBDMA>; 302 clocks = <&tegra_car TEGRA30_CLK_APBDMA>;
303 resets = <&tegra_car 34>; 303 resets = <&tegra_car 34>;
304 reset-names = "dma"; 304 reset-names = "dma";
305 #dma-cells = <1>;
305 }; 306 };
306 307
307 ahb: ahb { 308 ahb: ahb {
@@ -349,6 +350,8 @@
349 clocks = <&tegra_car TEGRA30_CLK_UARTA>; 350 clocks = <&tegra_car TEGRA30_CLK_UARTA>;
350 resets = <&tegra_car 6>; 351 resets = <&tegra_car 6>;
351 reset-names = "serial"; 352 reset-names = "serial";
353 dmas = <&apbdma 8>, <&apbdma 8>;
354 dma-names = "rx", "tx";
352 status = "disabled"; 355 status = "disabled";
353 }; 356 };
354 357
@@ -361,6 +364,8 @@
361 clocks = <&tegra_car TEGRA30_CLK_UARTB>; 364 clocks = <&tegra_car TEGRA30_CLK_UARTB>;
362 resets = <&tegra_car 7>; 365 resets = <&tegra_car 7>;
363 reset-names = "serial"; 366 reset-names = "serial";
367 dmas = <&apbdma 9>, <&apbdma 9>;
368 dma-names = "rx", "tx";
364 status = "disabled"; 369 status = "disabled";
365 }; 370 };
366 371
@@ -373,6 +378,8 @@
373 clocks = <&tegra_car TEGRA30_CLK_UARTC>; 378 clocks = <&tegra_car TEGRA30_CLK_UARTC>;
374 resets = <&tegra_car 55>; 379 resets = <&tegra_car 55>;
375 reset-names = "serial"; 380 reset-names = "serial";
381 dmas = <&apbdma 10>, <&apbdma 10>;
382 dma-names = "rx", "tx";
376 status = "disabled"; 383 status = "disabled";
377 }; 384 };
378 385
@@ -385,6 +392,8 @@
385 clocks = <&tegra_car TEGRA30_CLK_UARTD>; 392 clocks = <&tegra_car TEGRA30_CLK_UARTD>;
386 resets = <&tegra_car 65>; 393 resets = <&tegra_car 65>;
387 reset-names = "serial"; 394 reset-names = "serial";
395 dmas = <&apbdma 19>, <&apbdma 19>;
396 dma-names = "rx", "tx";
388 status = "disabled"; 397 status = "disabled";
389 }; 398 };
390 399
@@ -397,6 +406,8 @@
397 clocks = <&tegra_car TEGRA30_CLK_UARTE>; 406 clocks = <&tegra_car TEGRA30_CLK_UARTE>;
398 resets = <&tegra_car 66>; 407 resets = <&tegra_car 66>;
399 reset-names = "serial"; 408 reset-names = "serial";
409 dmas = <&apbdma 20>, <&apbdma 20>;
410 dma-names = "rx", "tx";
400 status = "disabled"; 411 status = "disabled";
401 }; 412 };
402 413
@@ -428,6 +439,8 @@
428 clock-names = "div-clk", "fast-clk"; 439 clock-names = "div-clk", "fast-clk";
429 resets = <&tegra_car 12>; 440 resets = <&tegra_car 12>;
430 reset-names = "i2c"; 441 reset-names = "i2c";
442 dmas = <&apbdma 21>, <&apbdma 21>;
443 dma-names = "rx", "tx";
431 status = "disabled"; 444 status = "disabled";
432 }; 445 };
433 446
@@ -442,6 +455,8 @@
442 clock-names = "div-clk", "fast-clk"; 455 clock-names = "div-clk", "fast-clk";
443 resets = <&tegra_car 54>; 456 resets = <&tegra_car 54>;
444 reset-names = "i2c"; 457 reset-names = "i2c";
458 dmas = <&apbdma 22>, <&apbdma 22>;
459 dma-names = "rx", "tx";
445 status = "disabled"; 460 status = "disabled";
446 }; 461 };
447 462
@@ -456,6 +471,8 @@
456 clock-names = "div-clk", "fast-clk"; 471 clock-names = "div-clk", "fast-clk";
457 resets = <&tegra_car 67>; 472 resets = <&tegra_car 67>;
458 reset-names = "i2c"; 473 reset-names = "i2c";
474 dmas = <&apbdma 23>, <&apbdma 23>;
475 dma-names = "rx", "tx";
459 status = "disabled"; 476 status = "disabled";
460 }; 477 };
461 478
@@ -470,6 +487,8 @@
470 resets = <&tegra_car 103>; 487 resets = <&tegra_car 103>;
471 reset-names = "i2c"; 488 reset-names = "i2c";
472 clock-names = "div-clk", "fast-clk"; 489 clock-names = "div-clk", "fast-clk";
490 dmas = <&apbdma 26>, <&apbdma 26>;
491 dma-names = "rx", "tx";
473 status = "disabled"; 492 status = "disabled";
474 }; 493 };
475 494
@@ -484,6 +503,8 @@
484 clock-names = "div-clk", "fast-clk"; 503 clock-names = "div-clk", "fast-clk";
485 resets = <&tegra_car 47>; 504 resets = <&tegra_car 47>;
486 reset-names = "i2c"; 505 reset-names = "i2c";
506 dmas = <&apbdma 24>, <&apbdma 24>;
507 dma-names = "rx", "tx";
487 status = "disabled"; 508 status = "disabled";
488 }; 509 };
489 510
@@ -497,6 +518,8 @@
497 clocks = <&tegra_car TEGRA30_CLK_SBC1>; 518 clocks = <&tegra_car TEGRA30_CLK_SBC1>;
498 resets = <&tegra_car 41>; 519 resets = <&tegra_car 41>;
499 reset-names = "spi"; 520 reset-names = "spi";
521 dmas = <&apbdma 15>, <&apbdma 15>;
522 dma-names = "rx", "tx";
500 status = "disabled"; 523 status = "disabled";
501 }; 524 };
502 525
@@ -510,6 +533,8 @@
510 clocks = <&tegra_car TEGRA30_CLK_SBC2>; 533 clocks = <&tegra_car TEGRA30_CLK_SBC2>;
511 resets = <&tegra_car 44>; 534 resets = <&tegra_car 44>;
512 reset-names = "spi"; 535 reset-names = "spi";
536 dmas = <&apbdma 16>, <&apbdma 16>;
537 dma-names = "rx", "tx";
513 status = "disabled"; 538 status = "disabled";
514 }; 539 };
515 540
@@ -523,6 +548,8 @@
523 clocks = <&tegra_car TEGRA30_CLK_SBC3>; 548 clocks = <&tegra_car TEGRA30_CLK_SBC3>;
524 resets = <&tegra_car 46>; 549 resets = <&tegra_car 46>;
525 reset-names = "spi"; 550 reset-names = "spi";
551 dmas = <&apbdma 17>, <&apbdma 17>;
552 dma-names = "rx", "tx";
526 status = "disabled"; 553 status = "disabled";
527 }; 554 };
528 555
@@ -536,6 +563,8 @@
536 clocks = <&tegra_car TEGRA30_CLK_SBC4>; 563 clocks = <&tegra_car TEGRA30_CLK_SBC4>;
537 resets = <&tegra_car 68>; 564 resets = <&tegra_car 68>;
538 reset-names = "spi"; 565 reset-names = "spi";
566 dmas = <&apbdma 18>, <&apbdma 18>;
567 dma-names = "rx", "tx";
539 status = "disabled"; 568 status = "disabled";
540 }; 569 };
541 570
@@ -549,6 +578,8 @@
549 clocks = <&tegra_car TEGRA30_CLK_SBC5>; 578 clocks = <&tegra_car TEGRA30_CLK_SBC5>;
550 resets = <&tegra_car 104>; 579 resets = <&tegra_car 104>;
551 reset-names = "spi"; 580 reset-names = "spi";
581 dmas = <&apbdma 27>, <&apbdma 27>;
582 dma-names = "rx", "tx";
552 status = "disabled"; 583 status = "disabled";
553 }; 584 };
554 585
@@ -562,6 +593,8 @@
562 clocks = <&tegra_car TEGRA30_CLK_SBC6>; 593 clocks = <&tegra_car TEGRA30_CLK_SBC6>;
563 resets = <&tegra_car 106>; 594 resets = <&tegra_car 106>;
564 reset-names = "spi"; 595 reset-names = "spi";
596 dmas = <&apbdma 28>, <&apbdma 28>;
597 dma-names = "rx", "tx";
565 status = "disabled"; 598 status = "disabled";
566 }; 599 };
567 600
@@ -635,6 +668,12 @@
635 reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2", 668 reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
636 "i2s3", "i2s4", "dam0", "dam1", "dam2", 669 "i2s3", "i2s4", "dam0", "dam1", "dam2",
637 "spdif"; 670 "spdif";
671 dmas = <&apbdma 1>, <&apbdma 1>,
672 <&apbdma 2>, <&apbdma 2>,
673 <&apbdma 3>, <&apbdma 3>,
674 <&apbdma 4>, <&apbdma 4>;
675 dma-names = "rx0", "tx0", "rx1", "tx1", "rx2", "tx2",
676 "rx3", "tx3";
638 ranges; 677 ranges;
639 #address-cells = <1>; 678 #address-cells = <1>;
640 #size-cells = <1>; 679 #size-cells = <1>;