ARC: mm: No need to save cache version in @cpuinfo

Historical MMU revisions have been paired with Cache revision updates
which are captured in MMU and Cache Build Configuration Registers respectively.

This was used in boot code to check for configurations mismatches,
speically in simulations (such as running with non existent caches,
non pairing MMU and Cache version etc). This can instead be inferred
from other cache params such as line size. So remove @ver from post
processed @cpuinfo which could be used later to save soem other
interesting info.

Signed-off-by: Vineet Gupta <vgupta@synopsys.com>

1 files changed, 4 insertions, 11 deletions

diff --git a/arch/arc/mm/cache.c b/arch/arc/mm/cache.c
index 50d71695cd4e..a0ce8ff1e59c 100644
--- a/arch/arc/mm/cache.c
+++ b/arch/arc/mm/cache.c
@@ -40,7 +40,7 @@ char *arc_cache_mumbojumbo(int c, char *buf, int len)
         struct cpuinfo_arc_cache *p;
 
 #define PR_CACHE(p, cfg, str)                                           \
-        if (!(p)->ver)                                                  \
+        if (!(p)->line_len)                                             \
                 n += scnprintf(buf + n, len - n, str"\t\t: N/A\n");     \
         else                                                            \
                 n += scnprintf(buf + n, len - n,                        \
@@ -54,7 +54,7 @@ char *arc_cache_mumbojumbo(int c, char *buf, int len)
         PR_CACHE(&cpuinfo_arc700[c].dcache, CONFIG_ARC_HAS_DCACHE, "D-Cache");
 
         p = &cpuinfo_arc700[c].slc;
-        if (p->ver)
+        if (p->line_len)
                 n += scnprintf(buf + n, len - n,
                                "SLC\t\t: %uK, %uB Line%s\n",
                                p->sz_k, p->line_len, IS_USED_RUN(slc_enable));
@@ -104,7 +104,6 @@ static void read_decode_cache_bcr_arcv2(int cpu)
         READ_BCR(ARC_REG_SLC_BCR, sbcr);
         if (sbcr.ver) {
                 READ_BCR(ARC_REG_SLC_CFG, slc_cfg);
-                p_slc->ver = sbcr.ver;
                 p_slc->sz_k = 128 << slc_cfg.sz;
                 l2_line_sz = p_slc->line_len = (slc_cfg.lsz == 0) ? 128 : 64;
         }
@@ -152,7 +151,6 @@ void read_decode_cache_bcr(void)
 
         p_ic->line_len = 8 << ibcr.line_len;
         p_ic->sz_k = 1 << (ibcr.sz - 1);
-        p_ic->ver = ibcr.ver;
         p_ic->vipt = 1;
         p_ic->alias = p_ic->sz_k/p_ic->assoc/TO_KB(PAGE_SIZE) > 1;
 
@@ -176,7 +174,6 @@ dc_chk:
 
         p_dc->line_len = 16 << dbcr.line_len;
         p_dc->sz_k = 1 << (dbcr.sz - 1);
-        p_dc->ver = dbcr.ver;
 
 slc_chk:
         if (is_isa_arcv2())
@@ -945,17 +942,13 @@ void arc_cache_init(void)
         if (IS_ENABLED(CONFIG_ARC_HAS_ICACHE)) {
                 struct cpuinfo_arc_cache *ic = &cpuinfo_arc700[cpu].icache;
 
-                if (!ic->ver)
+                if (!ic->line_len)
                         panic("cache support enabled but non-existent cache\n");
 
                 if (ic->line_len != L1_CACHE_BYTES)
                         panic("ICache line [%d] != kernel Config [%d]",
                               ic->line_len, L1_CACHE_BYTES);
 
-                if (ic->ver != CONFIG_ARC_MMU_VER)
-                        panic("Cache ver [%d] doesn't match MMU ver [%d]\n",
-                              ic->ver, CONFIG_ARC_MMU_VER);
-
                 /*
                  * In MMU v4 (HS38x) the aliasing icache config uses IVIL/PTAG
                  * pair to provide vaddr/paddr respectively, just as in MMU v3
@@ -969,7 +962,7 @@ void arc_cache_init(void)
         if (IS_ENABLED(CONFIG_ARC_HAS_DCACHE)) {
                 struct cpuinfo_arc_cache *dc = &cpuinfo_arc700[cpu].dcache;
 
-                if (!dc->ver)
+                if (!dc->line_len)
                         panic("cache support enabled but non-existent cache\n");
 
                 if (dc->line_len != L1_CACHE_BYTES)