aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/usb
diff options
context:
space:
mode:
authorPeter Chen <peter.chen@nxp.com>2016-02-01 01:28:57 -0500
committerPeter Chen <peter.chen@nxp.com>2016-02-29 00:37:51 -0500
commit4670ba6c9e6334d6d518d52499628f6bcb08fa95 (patch)
tree36ffc738a4af2d63a5536465528b88b83993ccb9 /Documentation/devicetree/bindings/usb
parentaa7381876cf74d77fd48cb9569444f905cdb31c8 (diff)
doc: usb: ci-hdrc-usb2: add property non-zero-ttctrl-ttha
If this property is not set, the max packet size is 1023 bytes, and if the total of packet size for pervious transactions are more than 256 bytes, it can't accept any transactions within this frame. The use case is single transaction, but higher frame rate. If this property is set, the max packet size is 188 bytes, it can handle more transactions than above case, it can accept transactions until it considers the left room size within frame is less than 188 bytes, software needs to make sure it does not send more than 90% maximum_periodic_data_per_frame. The use case is multiple transactions, but less frame rate. Signed-off-by: Peter Chen <peter.chen@nxp.com>
Diffstat (limited to 'Documentation/devicetree/bindings/usb')
-rw-r--r--Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt16
1 files changed, 16 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt b/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt
index 1e8350987ad8..1084e2bcbe1c 100644
--- a/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt
+++ b/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt
@@ -60,6 +60,22 @@ Optional properties:
60 be specified. 60 be specified.
61- phy-clkgate-delay-us: the delay time (us) between putting the PHY into 61- phy-clkgate-delay-us: the delay time (us) between putting the PHY into
62 low power mode and gating the PHY clock. 62 low power mode and gating the PHY clock.
63- non-zero-ttctrl-ttha: after setting this property, the value of register
64 ttctrl.ttha will be 0x7f; if not, the value will be 0x0, this is the default
65 value. It needs to be very carefully for setting this property, it is
66 recommended that consult with your IC engineer before setting this value.
67 On the most of chipidea platforms, the "usage_tt" flag at RTL is 0, so this
68 property only affects siTD.
69 If this property is not set, the max packet size is 1023 bytes, and if
70 the total of packet size for pervious transactions are more than 256 bytes,
71 it can't accept any transactions within this frame. The use case is single
72 transaction, but higher frame rate.
73 If this property is set, the max packet size is 188 bytes, it can handle
74 more transactions than above case, it can accept transactions until it
75 considers the left room size within frame is less than 188 bytes, software
76 needs to make sure it does not send more than 90%
77 maximum_periodic_data_per_frame. The use case is multiple transactions, but
78 less frame rate.
63 79
64i.mx specific properties 80i.mx specific properties
65- fsl,usbmisc: phandler of non-core register device, with one 81- fsl,usbmisc: phandler of non-core register device, with one