aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorGeert Uytterhoeven <geert+renesas@glider.be>2018-08-28 10:10:59 -0400
committerSimon Horman <horms+renesas@verge.net.au>2018-09-13 03:47:47 -0400
commitfced3a97f80955e5950b76d164a4124cb1303853 (patch)
tree1996219ed47712a0441d77a7239f21bb873307f5
parentc41fc11850782c2e4115af683793bbb111c2d0ff (diff)
arm64: dts: renesas: Fix whitespace around assignments
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> [simon: updated for a few new cases] Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat
-rw-r--r--arch/arm64/boot/dts/renesas/r8a774a1.dtsi8
-rw-r--r--arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi16
-rw-r--r--arch/arm64/boot/dts/renesas/r8a7795.dtsi48
-rw-r--r--arch/arm64/boot/dts/renesas/r8a7796.dtsi48
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77965.dtsi36
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77970.dtsi8
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77980.dtsi16
-rw-r--r--arch/arm64/boot/dts/renesas/ulcb-kf.dtsi2
8 files changed, 91 insertions, 91 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
index d2c67f36884d..046fc937da14 100644
--- a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
@@ -66,7 +66,7 @@
66 power-domains = <&sysc 0>; 66 power-domains = <&sysc 0>;
67 next-level-cache = <&L2_CA57>; 67 next-level-cache = <&L2_CA57>;
68 enable-method = "psci"; 68 enable-method = "psci";
69 clocks =<&cpg CPG_CORE 0>; 69 clocks = <&cpg CPG_CORE 0>;
70 }; 70 };
71 71
72 a57_1: cpu@1 { 72 a57_1: cpu@1 {
@@ -76,7 +76,7 @@
76 power-domains = <&sysc 1>; 76 power-domains = <&sysc 1>;
77 next-level-cache = <&L2_CA57>; 77 next-level-cache = <&L2_CA57>;
78 enable-method = "psci"; 78 enable-method = "psci";
79 clocks =<&cpg CPG_CORE 0>; 79 clocks = <&cpg CPG_CORE 0>;
80 }; 80 };
81 81
82 a53_0: cpu@100 { 82 a53_0: cpu@100 {
@@ -1431,7 +1431,7 @@
1431 clocks = <&cpg CPG_MOD 703>; 1431 clocks = <&cpg CPG_MOD 703>;
1432 phys = <&usb2_phy0>; 1432 phys = <&usb2_phy0>;
1433 phy-names = "usb"; 1433 phy-names = "usb";
1434 companion= <&ohci0>; 1434 companion = <&ohci0>;
1435 power-domains = <&sysc 32>; 1435 power-domains = <&sysc 32>;
1436 resets = <&cpg 703>; 1436 resets = <&cpg 703>;
1437 status = "disabled"; 1437 status = "disabled";
@@ -1444,7 +1444,7 @@
1444 clocks = <&cpg CPG_MOD 702>; 1444 clocks = <&cpg CPG_MOD 702>;
1445 phys = <&usb2_phy1>; 1445 phys = <&usb2_phy1>;
1446 phy-names = "usb"; 1446 phy-names = "usb";
1447 companion= <&ohci1>; 1447 companion = <&ohci1>;
1448 power-domains = <&sysc 32>; 1448 power-domains = <&sysc 32>;
1449 resets = <&cpg 702>; 1449 resets = <&cpg 702>;
1450 status = "disabled"; 1450 status = "disabled";
diff --git a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
index d915cff5b1b0..0fb84c219b2f 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
@@ -232,7 +232,7 @@
232 port@1 { 232 port@1 {
233 vin0csi21: endpoint@1 { 233 vin0csi21: endpoint@1 {
234 reg = <1>; 234 reg = <1>;
235 remote-endpoint= <&csi21vin0>; 235 remote-endpoint = <&csi21vin0>;
236 }; 236 };
237 }; 237 };
238 }; 238 };
@@ -243,7 +243,7 @@
243 port@1 { 243 port@1 {
244 vin1csi21: endpoint@1 { 244 vin1csi21: endpoint@1 {
245 reg = <1>; 245 reg = <1>;
246 remote-endpoint= <&csi21vin1>; 246 remote-endpoint = <&csi21vin1>;
247 }; 247 };
248 }; 248 };
249 }; 249 };
@@ -254,7 +254,7 @@
254 port@1 { 254 port@1 {
255 vin2csi21: endpoint@1 { 255 vin2csi21: endpoint@1 {
256 reg = <1>; 256 reg = <1>;
257 remote-endpoint= <&csi21vin2>; 257 remote-endpoint = <&csi21vin2>;
258 }; 258 };
259 }; 259 };
260 }; 260 };
@@ -265,7 +265,7 @@
265 port@1 { 265 port@1 {
266 vin3csi21: endpoint@1 { 266 vin3csi21: endpoint@1 {
267 reg = <1>; 267 reg = <1>;
268 remote-endpoint= <&csi21vin3>; 268 remote-endpoint = <&csi21vin3>;
269 }; 269 };
270 }; 270 };
271 }; 271 };
@@ -276,7 +276,7 @@
276 port@1 { 276 port@1 {
277 vin4csi21: endpoint@1 { 277 vin4csi21: endpoint@1 {
278 reg = <1>; 278 reg = <1>;
279 remote-endpoint= <&csi21vin4>; 279 remote-endpoint = <&csi21vin4>;
280 }; 280 };
281 }; 281 };
282 }; 282 };
@@ -287,7 +287,7 @@
287 port@1 { 287 port@1 {
288 vin5csi21: endpoint@1 { 288 vin5csi21: endpoint@1 {
289 reg = <1>; 289 reg = <1>;
290 remote-endpoint= <&csi21vin5>; 290 remote-endpoint = <&csi21vin5>;
291 }; 291 };
292 }; 292 };
293 }; 293 };
@@ -298,7 +298,7 @@
298 port@1 { 298 port@1 {
299 vin6csi21: endpoint@1 { 299 vin6csi21: endpoint@1 {
300 reg = <1>; 300 reg = <1>;
301 remote-endpoint= <&csi21vin6>; 301 remote-endpoint = <&csi21vin6>;
302 }; 302 };
303 }; 303 };
304 }; 304 };
@@ -309,7 +309,7 @@
309 port@1 { 309 port@1 {
310 vin7csi21: endpoint@1 { 310 vin7csi21: endpoint@1 {
311 reg = <1>; 311 reg = <1>;
312 remote-endpoint= <&csi21vin7>; 312 remote-endpoint = <&csi21vin7>;
313 }; 313 };
314 }; 314 };
315 }; 315 };
diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
index efc24770c0fd..c417d4a098df 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
@@ -123,7 +123,7 @@
123 power-domains = <&sysc R8A7795_PD_CA57_CPU0>; 123 power-domains = <&sysc R8A7795_PD_CA57_CPU0>;
124 next-level-cache = <&L2_CA57>; 124 next-level-cache = <&L2_CA57>;
125 enable-method = "psci"; 125 enable-method = "psci";
126 clocks =<&cpg CPG_CORE R8A7795_CLK_Z>; 126 clocks = <&cpg CPG_CORE R8A7795_CLK_Z>;
127 operating-points-v2 = <&cluster0_opp>; 127 operating-points-v2 = <&cluster0_opp>;
128 #cooling-cells = <2>; 128 #cooling-cells = <2>;
129 }; 129 };
@@ -135,7 +135,7 @@
135 power-domains = <&sysc R8A7795_PD_CA57_CPU1>; 135 power-domains = <&sysc R8A7795_PD_CA57_CPU1>;
136 next-level-cache = <&L2_CA57>; 136 next-level-cache = <&L2_CA57>;
137 enable-method = "psci"; 137 enable-method = "psci";
138 clocks =<&cpg CPG_CORE R8A7795_CLK_Z>; 138 clocks = <&cpg CPG_CORE R8A7795_CLK_Z>;
139 operating-points-v2 = <&cluster0_opp>; 139 operating-points-v2 = <&cluster0_opp>;
140 #cooling-cells = <2>; 140 #cooling-cells = <2>;
141 }; 141 };
@@ -147,7 +147,7 @@
147 power-domains = <&sysc R8A7795_PD_CA57_CPU2>; 147 power-domains = <&sysc R8A7795_PD_CA57_CPU2>;
148 next-level-cache = <&L2_CA57>; 148 next-level-cache = <&L2_CA57>;
149 enable-method = "psci"; 149 enable-method = "psci";
150 clocks =<&cpg CPG_CORE R8A7795_CLK_Z>; 150 clocks = <&cpg CPG_CORE R8A7795_CLK_Z>;
151 operating-points-v2 = <&cluster0_opp>; 151 operating-points-v2 = <&cluster0_opp>;
152 #cooling-cells = <2>; 152 #cooling-cells = <2>;
153 }; 153 };
@@ -159,7 +159,7 @@
159 power-domains = <&sysc R8A7795_PD_CA57_CPU3>; 159 power-domains = <&sysc R8A7795_PD_CA57_CPU3>;
160 next-level-cache = <&L2_CA57>; 160 next-level-cache = <&L2_CA57>;
161 enable-method = "psci"; 161 enable-method = "psci";
162 clocks =<&cpg CPG_CORE R8A7795_CLK_Z>; 162 clocks = <&cpg CPG_CORE R8A7795_CLK_Z>;
163 operating-points-v2 = <&cluster0_opp>; 163 operating-points-v2 = <&cluster0_opp>;
164 #cooling-cells = <2>; 164 #cooling-cells = <2>;
165 }; 165 };
@@ -171,7 +171,7 @@
171 power-domains = <&sysc R8A7795_PD_CA53_CPU0>; 171 power-domains = <&sysc R8A7795_PD_CA53_CPU0>;
172 next-level-cache = <&L2_CA53>; 172 next-level-cache = <&L2_CA53>;
173 enable-method = "psci"; 173 enable-method = "psci";
174 clocks =<&cpg CPG_CORE R8A7795_CLK_Z2>; 174 clocks = <&cpg CPG_CORE R8A7795_CLK_Z2>;
175 operating-points-v2 = <&cluster1_opp>; 175 operating-points-v2 = <&cluster1_opp>;
176 }; 176 };
177 177
@@ -182,7 +182,7 @@
182 power-domains = <&sysc R8A7795_PD_CA53_CPU1>; 182 power-domains = <&sysc R8A7795_PD_CA53_CPU1>;
183 next-level-cache = <&L2_CA53>; 183 next-level-cache = <&L2_CA53>;
184 enable-method = "psci"; 184 enable-method = "psci";
185 clocks =<&cpg CPG_CORE R8A7795_CLK_Z2>; 185 clocks = <&cpg CPG_CORE R8A7795_CLK_Z2>;
186 operating-points-v2 = <&cluster1_opp>; 186 operating-points-v2 = <&cluster1_opp>;
187 }; 187 };
188 188
@@ -193,7 +193,7 @@
193 power-domains = <&sysc R8A7795_PD_CA53_CPU2>; 193 power-domains = <&sysc R8A7795_PD_CA53_CPU2>;
194 next-level-cache = <&L2_CA53>; 194 next-level-cache = <&L2_CA53>;
195 enable-method = "psci"; 195 enable-method = "psci";
196 clocks =<&cpg CPG_CORE R8A7795_CLK_Z2>; 196 clocks = <&cpg CPG_CORE R8A7795_CLK_Z2>;
197 operating-points-v2 = <&cluster1_opp>; 197 operating-points-v2 = <&cluster1_opp>;
198 }; 198 };
199 199
@@ -204,7 +204,7 @@
204 power-domains = <&sysc R8A7795_PD_CA53_CPU3>; 204 power-domains = <&sysc R8A7795_PD_CA53_CPU3>;
205 next-level-cache = <&L2_CA53>; 205 next-level-cache = <&L2_CA53>;
206 enable-method = "psci"; 206 enable-method = "psci";
207 clocks =<&cpg CPG_CORE R8A7795_CLK_Z2>; 207 clocks = <&cpg CPG_CORE R8A7795_CLK_Z2>;
208 operating-points-v2 = <&cluster1_opp>; 208 operating-points-v2 = <&cluster1_opp>;
209 }; 209 };
210 210
@@ -1425,11 +1425,11 @@
1425 1425
1426 vin0csi20: endpoint@0 { 1426 vin0csi20: endpoint@0 {
1427 reg = <0>; 1427 reg = <0>;
1428 remote-endpoint= <&csi20vin0>; 1428 remote-endpoint = <&csi20vin0>;
1429 }; 1429 };
1430 vin0csi40: endpoint@2 { 1430 vin0csi40: endpoint@2 {
1431 reg = <2>; 1431 reg = <2>;
1432 remote-endpoint= <&csi40vin0>; 1432 remote-endpoint = <&csi40vin0>;
1433 }; 1433 };
1434 }; 1434 };
1435 }; 1435 };
@@ -1457,11 +1457,11 @@
1457 1457
1458 vin1csi20: endpoint@0 { 1458 vin1csi20: endpoint@0 {
1459 reg = <0>; 1459 reg = <0>;
1460 remote-endpoint= <&csi20vin1>; 1460 remote-endpoint = <&csi20vin1>;
1461 }; 1461 };
1462 vin1csi40: endpoint@2 { 1462 vin1csi40: endpoint@2 {
1463 reg = <2>; 1463 reg = <2>;
1464 remote-endpoint= <&csi40vin1>; 1464 remote-endpoint = <&csi40vin1>;
1465 }; 1465 };
1466 }; 1466 };
1467 }; 1467 };
@@ -1489,11 +1489,11 @@
1489 1489
1490 vin2csi20: endpoint@0 { 1490 vin2csi20: endpoint@0 {
1491 reg = <0>; 1491 reg = <0>;
1492 remote-endpoint= <&csi20vin2>; 1492 remote-endpoint = <&csi20vin2>;
1493 }; 1493 };
1494 vin2csi40: endpoint@2 { 1494 vin2csi40: endpoint@2 {
1495 reg = <2>; 1495 reg = <2>;
1496 remote-endpoint= <&csi40vin2>; 1496 remote-endpoint = <&csi40vin2>;
1497 }; 1497 };
1498 }; 1498 };
1499 }; 1499 };
@@ -1521,11 +1521,11 @@
1521 1521
1522 vin3csi20: endpoint@0 { 1522 vin3csi20: endpoint@0 {
1523 reg = <0>; 1523 reg = <0>;
1524 remote-endpoint= <&csi20vin3>; 1524 remote-endpoint = <&csi20vin3>;
1525 }; 1525 };
1526 vin3csi40: endpoint@2 { 1526 vin3csi40: endpoint@2 {
1527 reg = <2>; 1527 reg = <2>;
1528 remote-endpoint= <&csi40vin3>; 1528 remote-endpoint = <&csi40vin3>;
1529 }; 1529 };
1530 }; 1530 };
1531 }; 1531 };
@@ -1553,11 +1553,11 @@
1553 1553
1554 vin4csi20: endpoint@0 { 1554 vin4csi20: endpoint@0 {
1555 reg = <0>; 1555 reg = <0>;
1556 remote-endpoint= <&csi20vin4>; 1556 remote-endpoint = <&csi20vin4>;
1557 }; 1557 };
1558 vin4csi41: endpoint@3 { 1558 vin4csi41: endpoint@3 {
1559 reg = <3>; 1559 reg = <3>;
1560 remote-endpoint= <&csi41vin4>; 1560 remote-endpoint = <&csi41vin4>;
1561 }; 1561 };
1562 }; 1562 };
1563 }; 1563 };
@@ -1585,11 +1585,11 @@
1585 1585
1586 vin5csi20: endpoint@0 { 1586 vin5csi20: endpoint@0 {
1587 reg = <0>; 1587 reg = <0>;
1588 remote-endpoint= <&csi20vin5>; 1588 remote-endpoint = <&csi20vin5>;
1589 }; 1589 };
1590 vin5csi41: endpoint@3 { 1590 vin5csi41: endpoint@3 {
1591 reg = <3>; 1591 reg = <3>;
1592 remote-endpoint= <&csi41vin5>; 1592 remote-endpoint = <&csi41vin5>;
1593 }; 1593 };
1594 }; 1594 };
1595 }; 1595 };
@@ -1617,11 +1617,11 @@
1617 1617
1618 vin6csi20: endpoint@0 { 1618 vin6csi20: endpoint@0 {
1619 reg = <0>; 1619 reg = <0>;
1620 remote-endpoint= <&csi20vin6>; 1620 remote-endpoint = <&csi20vin6>;
1621 }; 1621 };
1622 vin6csi41: endpoint@3 { 1622 vin6csi41: endpoint@3 {
1623 reg = <3>; 1623 reg = <3>;
1624 remote-endpoint= <&csi41vin6>; 1624 remote-endpoint = <&csi41vin6>;
1625 }; 1625 };
1626 }; 1626 };
1627 }; 1627 };
@@ -1649,11 +1649,11 @@
1649 1649
1650 vin7csi20: endpoint@0 { 1650 vin7csi20: endpoint@0 {
1651 reg = <0>; 1651 reg = <0>;
1652 remote-endpoint= <&csi20vin7>; 1652 remote-endpoint = <&csi20vin7>;
1653 }; 1653 };
1654 vin7csi41: endpoint@3 { 1654 vin7csi41: endpoint@3 {
1655 reg = <3>; 1655 reg = <3>;
1656 remote-endpoint= <&csi41vin7>; 1656 remote-endpoint = <&csi41vin7>;
1657 }; 1657 };
1658 }; 1658 };
1659 }; 1659 };
diff --git a/arch/arm64/boot/dts/renesas/r8a7796.dtsi b/arch/arm64/boot/dts/renesas/r8a7796.dtsi
index 258a3271b002..28a0794a4190 100644
--- a/arch/arm64/boot/dts/renesas/r8a7796.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7796.dtsi
@@ -134,7 +134,7 @@
134 power-domains = <&sysc R8A7796_PD_CA57_CPU0>; 134 power-domains = <&sysc R8A7796_PD_CA57_CPU0>;
135 next-level-cache = <&L2_CA57>; 135 next-level-cache = <&L2_CA57>;
136 enable-method = "psci"; 136 enable-method = "psci";
137 clocks =<&cpg CPG_CORE R8A7796_CLK_Z>; 137 clocks = <&cpg CPG_CORE R8A7796_CLK_Z>;
138 operating-points-v2 = <&cluster0_opp>; 138 operating-points-v2 = <&cluster0_opp>;
139 #cooling-cells = <2>; 139 #cooling-cells = <2>;
140 }; 140 };
@@ -146,7 +146,7 @@
146 power-domains = <&sysc R8A7796_PD_CA57_CPU1>; 146 power-domains = <&sysc R8A7796_PD_CA57_CPU1>;
147 next-level-cache = <&L2_CA57>; 147 next-level-cache = <&L2_CA57>;
148 enable-method = "psci"; 148 enable-method = "psci";
149 clocks =<&cpg CPG_CORE R8A7796_CLK_Z>; 149 clocks = <&cpg CPG_CORE R8A7796_CLK_Z>;
150 operating-points-v2 = <&cluster0_opp>; 150 operating-points-v2 = <&cluster0_opp>;
151 #cooling-cells = <2>; 151 #cooling-cells = <2>;
152 }; 152 };
@@ -158,7 +158,7 @@
158 power-domains = <&sysc R8A7796_PD_CA53_CPU0>; 158 power-domains = <&sysc R8A7796_PD_CA53_CPU0>;
159 next-level-cache = <&L2_CA53>; 159 next-level-cache = <&L2_CA53>;
160 enable-method = "psci"; 160 enable-method = "psci";
161 clocks =<&cpg CPG_CORE R8A7796_CLK_Z2>; 161 clocks = <&cpg CPG_CORE R8A7796_CLK_Z2>;
162 operating-points-v2 = <&cluster1_opp>; 162 operating-points-v2 = <&cluster1_opp>;
163 }; 163 };
164 164
@@ -169,7 +169,7 @@
169 power-domains = <&sysc R8A7796_PD_CA53_CPU1>; 169 power-domains = <&sysc R8A7796_PD_CA53_CPU1>;
170 next-level-cache = <&L2_CA53>; 170 next-level-cache = <&L2_CA53>;
171 enable-method = "psci"; 171 enable-method = "psci";
172 clocks =<&cpg CPG_CORE R8A7796_CLK_Z2>; 172 clocks = <&cpg CPG_CORE R8A7796_CLK_Z2>;
173 operating-points-v2 = <&cluster1_opp>; 173 operating-points-v2 = <&cluster1_opp>;
174 }; 174 };
175 175
@@ -180,7 +180,7 @@
180 power-domains = <&sysc R8A7796_PD_CA53_CPU2>; 180 power-domains = <&sysc R8A7796_PD_CA53_CPU2>;
181 next-level-cache = <&L2_CA53>; 181 next-level-cache = <&L2_CA53>;
182 enable-method = "psci"; 182 enable-method = "psci";
183 clocks =<&cpg CPG_CORE R8A7796_CLK_Z2>; 183 clocks = <&cpg CPG_CORE R8A7796_CLK_Z2>;
184 operating-points-v2 = <&cluster1_opp>; 184 operating-points-v2 = <&cluster1_opp>;
185 }; 185 };
186 186
@@ -191,7 +191,7 @@
191 power-domains = <&sysc R8A7796_PD_CA53_CPU3>; 191 power-domains = <&sysc R8A7796_PD_CA53_CPU3>;
192 next-level-cache = <&L2_CA53>; 192 next-level-cache = <&L2_CA53>;
193 enable-method = "psci"; 193 enable-method = "psci";
194 clocks =<&cpg CPG_CORE R8A7796_CLK_Z2>; 194 clocks = <&cpg CPG_CORE R8A7796_CLK_Z2>;
195 operating-points-v2 = <&cluster1_opp>; 195 operating-points-v2 = <&cluster1_opp>;
196 }; 196 };
197 197
@@ -1299,11 +1299,11 @@
1299 1299
1300 vin0csi20: endpoint@0 { 1300 vin0csi20: endpoint@0 {
1301 reg = <0>; 1301 reg = <0>;
1302 remote-endpoint= <&csi20vin0>; 1302 remote-endpoint = <&csi20vin0>;
1303 }; 1303 };
1304 vin0csi40: endpoint@2 { 1304 vin0csi40: endpoint@2 {
1305 reg = <2>; 1305 reg = <2>;
1306 remote-endpoint= <&csi40vin0>; 1306 remote-endpoint = <&csi40vin0>;
1307 }; 1307 };
1308 }; 1308 };
1309 }; 1309 };
@@ -1331,11 +1331,11 @@
1331 1331
1332 vin1csi20: endpoint@0 { 1332 vin1csi20: endpoint@0 {
1333 reg = <0>; 1333 reg = <0>;
1334 remote-endpoint= <&csi20vin1>; 1334 remote-endpoint = <&csi20vin1>;
1335 }; 1335 };
1336 vin1csi40: endpoint@2 { 1336 vin1csi40: endpoint@2 {
1337 reg = <2>; 1337 reg = <2>;
1338 remote-endpoint= <&csi40vin1>; 1338 remote-endpoint = <&csi40vin1>;
1339 }; 1339 };
1340 }; 1340 };
1341 }; 1341 };
@@ -1363,11 +1363,11 @@
1363 1363
1364 vin2csi20: endpoint@0 { 1364 vin2csi20: endpoint@0 {
1365 reg = <0>; 1365 reg = <0>;
1366 remote-endpoint= <&csi20vin2>; 1366 remote-endpoint = <&csi20vin2>;
1367 }; 1367 };
1368 vin2csi40: endpoint@2 { 1368 vin2csi40: endpoint@2 {
1369 reg = <2>; 1369 reg = <2>;
1370 remote-endpoint= <&csi40vin2>; 1370 remote-endpoint = <&csi40vin2>;
1371 }; 1371 };
1372 }; 1372 };
1373 }; 1373 };
@@ -1395,11 +1395,11 @@
1395 1395
1396 vin3csi20: endpoint@0 { 1396 vin3csi20: endpoint@0 {
1397 reg = <0>; 1397 reg = <0>;
1398 remote-endpoint= <&csi20vin3>; 1398 remote-endpoint = <&csi20vin3>;
1399 }; 1399 };
1400 vin3csi40: endpoint@2 { 1400 vin3csi40: endpoint@2 {
1401 reg = <2>; 1401 reg = <2>;
1402 remote-endpoint= <&csi40vin3>; 1402 remote-endpoint = <&csi40vin3>;
1403 }; 1403 };
1404 }; 1404 };
1405 }; 1405 };
@@ -1427,11 +1427,11 @@
1427 1427
1428 vin4csi20: endpoint@0 { 1428 vin4csi20: endpoint@0 {
1429 reg = <0>; 1429 reg = <0>;
1430 remote-endpoint= <&csi20vin4>; 1430 remote-endpoint = <&csi20vin4>;
1431 }; 1431 };
1432 vin4csi40: endpoint@2 { 1432 vin4csi40: endpoint@2 {
1433 reg = <2>; 1433 reg = <2>;
1434 remote-endpoint= <&csi40vin4>; 1434 remote-endpoint = <&csi40vin4>;
1435 }; 1435 };
1436 }; 1436 };
1437 }; 1437 };
@@ -1459,11 +1459,11 @@
1459 1459
1460 vin5csi20: endpoint@0 { 1460 vin5csi20: endpoint@0 {
1461 reg = <0>; 1461 reg = <0>;
1462 remote-endpoint= <&csi20vin5>; 1462 remote-endpoint = <&csi20vin5>;
1463 }; 1463 };
1464 vin5csi40: endpoint@2 { 1464 vin5csi40: endpoint@2 {
1465 reg = <2>; 1465 reg = <2>;
1466 remote-endpoint= <&csi40vin5>; 1466 remote-endpoint = <&csi40vin5>;
1467 }; 1467 };
1468 }; 1468 };
1469 }; 1469 };
@@ -1491,11 +1491,11 @@
1491 1491
1492 vin6csi20: endpoint@0 { 1492 vin6csi20: endpoint@0 {
1493 reg = <0>; 1493 reg = <0>;
1494 remote-endpoint= <&csi20vin6>; 1494 remote-endpoint = <&csi20vin6>;
1495 }; 1495 };
1496 vin6csi40: endpoint@2 { 1496 vin6csi40: endpoint@2 {
1497 reg = <2>; 1497 reg = <2>;
1498 remote-endpoint= <&csi40vin6>; 1498 remote-endpoint = <&csi40vin6>;
1499 }; 1499 };
1500 }; 1500 };
1501 }; 1501 };
@@ -1523,11 +1523,11 @@
1523 1523
1524 vin7csi20: endpoint@0 { 1524 vin7csi20: endpoint@0 {
1525 reg = <0>; 1525 reg = <0>;
1526 remote-endpoint= <&csi20vin7>; 1526 remote-endpoint = <&csi20vin7>;
1527 }; 1527 };
1528 vin7csi40: endpoint@2 { 1528 vin7csi40: endpoint@2 {
1529 reg = <2>; 1529 reg = <2>;
1530 remote-endpoint= <&csi40vin7>; 1530 remote-endpoint = <&csi40vin7>;
1531 }; 1531 };
1532 }; 1532 };
1533 }; 1533 };
@@ -1997,7 +1997,7 @@
1997 clocks = <&cpg CPG_MOD 703>; 1997 clocks = <&cpg CPG_MOD 703>;
1998 phys = <&usb2_phy0>; 1998 phys = <&usb2_phy0>;
1999 phy-names = "usb"; 1999 phy-names = "usb";
2000 companion= <&ohci0>; 2000 companion = <&ohci0>;
2001 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>; 2001 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
2002 resets = <&cpg 703>; 2002 resets = <&cpg 703>;
2003 status = "disabled"; 2003 status = "disabled";
@@ -2010,7 +2010,7 @@
2010 clocks = <&cpg CPG_MOD 702>; 2010 clocks = <&cpg CPG_MOD 702>;
2011 phys = <&usb2_phy1>; 2011 phys = <&usb2_phy1>;
2012 phy-names = "usb"; 2012 phy-names = "usb";
2013 companion= <&ohci1>; 2013 companion = <&ohci1>;
2014 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>; 2014 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
2015 resets = <&cpg 702>; 2015 resets = <&cpg 702>;
2016 status = "disabled"; 2016 status = "disabled";
diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
index 5ce978502ee9..83f469d6a680 100644
--- a/arch/arm64/boot/dts/renesas/r8a77965.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
@@ -111,7 +111,7 @@
111 power-domains = <&sysc R8A77965_PD_CA57_CPU0>; 111 power-domains = <&sysc R8A77965_PD_CA57_CPU0>;
112 next-level-cache = <&L2_CA57>; 112 next-level-cache = <&L2_CA57>;
113 enable-method = "psci"; 113 enable-method = "psci";
114 clocks =<&cpg CPG_CORE R8A77965_CLK_Z>; 114 clocks = <&cpg CPG_CORE R8A77965_CLK_Z>;
115 operating-points-v2 = <&cluster0_opp>; 115 operating-points-v2 = <&cluster0_opp>;
116 }; 116 };
117 117
@@ -122,7 +122,7 @@
122 power-domains = <&sysc R8A77965_PD_CA57_CPU1>; 122 power-domains = <&sysc R8A77965_PD_CA57_CPU1>;
123 next-level-cache = <&L2_CA57>; 123 next-level-cache = <&L2_CA57>;
124 enable-method = "psci"; 124 enable-method = "psci";
125 clocks =<&cpg CPG_CORE R8A77965_CLK_Z>; 125 clocks = <&cpg CPG_CORE R8A77965_CLK_Z>;
126 operating-points-v2 = <&cluster0_opp>; 126 operating-points-v2 = <&cluster0_opp>;
127 }; 127 };
128 128
@@ -1167,11 +1167,11 @@
1167 1167
1168 vin0csi20: endpoint@0 { 1168 vin0csi20: endpoint@0 {
1169 reg = <0>; 1169 reg = <0>;
1170 remote-endpoint= <&csi20vin0>; 1170 remote-endpoint = <&csi20vin0>;
1171 }; 1171 };
1172 vin0csi40: endpoint@2 { 1172 vin0csi40: endpoint@2 {
1173 reg = <2>; 1173 reg = <2>;
1174 remote-endpoint= <&csi40vin0>; 1174 remote-endpoint = <&csi40vin0>;
1175 }; 1175 };
1176 }; 1176 };
1177 }; 1177 };
@@ -1199,11 +1199,11 @@
1199 1199
1200 vin1csi20: endpoint@0 { 1200 vin1csi20: endpoint@0 {
1201 reg = <0>; 1201 reg = <0>;
1202 remote-endpoint= <&csi20vin1>; 1202 remote-endpoint = <&csi20vin1>;
1203 }; 1203 };
1204 vin1csi40: endpoint@2 { 1204 vin1csi40: endpoint@2 {
1205 reg = <2>; 1205 reg = <2>;
1206 remote-endpoint= <&csi40vin1>; 1206 remote-endpoint = <&csi40vin1>;
1207 }; 1207 };
1208 }; 1208 };
1209 }; 1209 };
@@ -1231,11 +1231,11 @@
1231 1231
1232 vin2csi20: endpoint@0 { 1232 vin2csi20: endpoint@0 {
1233 reg = <0>; 1233 reg = <0>;
1234 remote-endpoint= <&csi20vin2>; 1234 remote-endpoint = <&csi20vin2>;
1235 }; 1235 };
1236 vin2csi40: endpoint@2 { 1236 vin2csi40: endpoint@2 {
1237 reg = <2>; 1237 reg = <2>;
1238 remote-endpoint= <&csi40vin2>; 1238 remote-endpoint = <&csi40vin2>;
1239 }; 1239 };
1240 }; 1240 };
1241 }; 1241 };
@@ -1263,11 +1263,11 @@
1263 1263
1264 vin3csi20: endpoint@0 { 1264 vin3csi20: endpoint@0 {
1265 reg = <0>; 1265 reg = <0>;
1266 remote-endpoint= <&csi20vin3>; 1266 remote-endpoint = <&csi20vin3>;
1267 }; 1267 };
1268 vin3csi40: endpoint@2 { 1268 vin3csi40: endpoint@2 {
1269 reg = <2>; 1269 reg = <2>;
1270 remote-endpoint= <&csi40vin3>; 1270 remote-endpoint = <&csi40vin3>;
1271 }; 1271 };
1272 }; 1272 };
1273 }; 1273 };
@@ -1295,11 +1295,11 @@
1295 1295
1296 vin4csi20: endpoint@0 { 1296 vin4csi20: endpoint@0 {
1297 reg = <0>; 1297 reg = <0>;
1298 remote-endpoint= <&csi20vin4>; 1298 remote-endpoint = <&csi20vin4>;
1299 }; 1299 };
1300 vin4csi40: endpoint@2 { 1300 vin4csi40: endpoint@2 {
1301 reg = <2>; 1301 reg = <2>;
1302 remote-endpoint= <&csi40vin4>; 1302 remote-endpoint = <&csi40vin4>;
1303 }; 1303 };
1304 }; 1304 };
1305 }; 1305 };
@@ -1327,11 +1327,11 @@
1327 1327
1328 vin5csi20: endpoint@0 { 1328 vin5csi20: endpoint@0 {
1329 reg = <0>; 1329 reg = <0>;
1330 remote-endpoint= <&csi20vin5>; 1330 remote-endpoint = <&csi20vin5>;
1331 }; 1331 };
1332 vin5csi40: endpoint@2 { 1332 vin5csi40: endpoint@2 {
1333 reg = <2>; 1333 reg = <2>;
1334 remote-endpoint= <&csi40vin5>; 1334 remote-endpoint = <&csi40vin5>;
1335 }; 1335 };
1336 }; 1336 };
1337 }; 1337 };
@@ -1359,11 +1359,11 @@
1359 1359
1360 vin6csi20: endpoint@0 { 1360 vin6csi20: endpoint@0 {
1361 reg = <0>; 1361 reg = <0>;
1362 remote-endpoint= <&csi20vin6>; 1362 remote-endpoint = <&csi20vin6>;
1363 }; 1363 };
1364 vin6csi40: endpoint@2 { 1364 vin6csi40: endpoint@2 {
1365 reg = <2>; 1365 reg = <2>;
1366 remote-endpoint= <&csi40vin6>; 1366 remote-endpoint = <&csi40vin6>;
1367 }; 1367 };
1368 }; 1368 };
1369 }; 1369 };
@@ -1391,11 +1391,11 @@
1391 1391
1392 vin7csi20: endpoint@0 { 1392 vin7csi20: endpoint@0 {
1393 reg = <0>; 1393 reg = <0>;
1394 remote-endpoint= <&csi20vin7>; 1394 remote-endpoint = <&csi20vin7>;
1395 }; 1395 };
1396 vin7csi40: endpoint@2 { 1396 vin7csi40: endpoint@2 {
1397 reg = <2>; 1397 reg = <2>;
1398 remote-endpoint= <&csi40vin7>; 1398 remote-endpoint = <&csi40vin7>;
1399 }; 1399 };
1400 }; 1400 };
1401 }; 1401 };
diff --git a/arch/arm64/boot/dts/renesas/r8a77970.dtsi b/arch/arm64/boot/dts/renesas/r8a77970.dtsi
index b71f3eca35bd..f4b02707390f 100644
--- a/arch/arm64/boot/dts/renesas/r8a77970.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77970.dtsi
@@ -567,7 +567,7 @@
567 567
568 vin0csi40: endpoint@2 { 568 vin0csi40: endpoint@2 {
569 reg = <2>; 569 reg = <2>;
570 remote-endpoint= <&csi40vin0>; 570 remote-endpoint = <&csi40vin0>;
571 }; 571 };
572 }; 572 };
573 }; 573 };
@@ -595,7 +595,7 @@
595 595
596 vin1csi40: endpoint@2 { 596 vin1csi40: endpoint@2 {
597 reg = <2>; 597 reg = <2>;
598 remote-endpoint= <&csi40vin1>; 598 remote-endpoint = <&csi40vin1>;
599 }; 599 };
600 }; 600 };
601 }; 601 };
@@ -623,7 +623,7 @@
623 623
624 vin2csi40: endpoint@2 { 624 vin2csi40: endpoint@2 {
625 reg = <2>; 625 reg = <2>;
626 remote-endpoint= <&csi40vin2>; 626 remote-endpoint = <&csi40vin2>;
627 }; 627 };
628 }; 628 };
629 }; 629 };
@@ -651,7 +651,7 @@
651 651
652 vin3csi40: endpoint@2 { 652 vin3csi40: endpoint@2 {
653 reg = <2>; 653 reg = <2>;
654 remote-endpoint= <&csi40vin3>; 654 remote-endpoint = <&csi40vin3>;
655 }; 655 };
656 }; 656 };
657 }; 657 };
diff --git a/arch/arm64/boot/dts/renesas/r8a77980.dtsi b/arch/arm64/boot/dts/renesas/r8a77980.dtsi
index d58e9f2c9883..fc2a1d62d773 100644
--- a/arch/arm64/boot/dts/renesas/r8a77980.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77980.dtsi
@@ -617,7 +617,7 @@
617 617
618 vin0csi40: endpoint@2 { 618 vin0csi40: endpoint@2 {
619 reg = <2>; 619 reg = <2>;
620 remote-endpoint= <&csi40vin0>; 620 remote-endpoint = <&csi40vin0>;
621 }; 621 };
622 }; 622 };
623 }; 623 };
@@ -644,7 +644,7 @@
644 644
645 vin1csi40: endpoint@2 { 645 vin1csi40: endpoint@2 {
646 reg = <2>; 646 reg = <2>;
647 remote-endpoint= <&csi40vin1>; 647 remote-endpoint = <&csi40vin1>;
648 }; 648 };
649 }; 649 };
650 }; 650 };
@@ -671,7 +671,7 @@
671 671
672 vin2csi40: endpoint@2 { 672 vin2csi40: endpoint@2 {
673 reg = <2>; 673 reg = <2>;
674 remote-endpoint= <&csi40vin2>; 674 remote-endpoint = <&csi40vin2>;
675 }; 675 };
676 }; 676 };
677 }; 677 };
@@ -698,7 +698,7 @@
698 698
699 vin3csi40: endpoint@2 { 699 vin3csi40: endpoint@2 {
700 reg = <2>; 700 reg = <2>;
701 remote-endpoint= <&csi40vin3>; 701 remote-endpoint = <&csi40vin3>;
702 }; 702 };
703 }; 703 };
704 }; 704 };
@@ -725,7 +725,7 @@
725 725
726 vin4csi41: endpoint@2 { 726 vin4csi41: endpoint@2 {
727 reg = <2>; 727 reg = <2>;
728 remote-endpoint= <&csi41vin4>; 728 remote-endpoint = <&csi41vin4>;
729 }; 729 };
730 }; 730 };
731 }; 731 };
@@ -752,7 +752,7 @@
752 752
753 vin5csi41: endpoint@2 { 753 vin5csi41: endpoint@2 {
754 reg = <2>; 754 reg = <2>;
755 remote-endpoint= <&csi41vin5>; 755 remote-endpoint = <&csi41vin5>;
756 }; 756 };
757 }; 757 };
758 }; 758 };
@@ -779,7 +779,7 @@
779 779
780 vin6csi41: endpoint@2 { 780 vin6csi41: endpoint@2 {
781 reg = <2>; 781 reg = <2>;
782 remote-endpoint= <&csi41vin6>; 782 remote-endpoint = <&csi41vin6>;
783 }; 783 };
784 }; 784 };
785 }; 785 };
@@ -806,7 +806,7 @@
806 806
807 vin7csi41: endpoint@2 { 807 vin7csi41: endpoint@2 {
808 reg = <2>; 808 reg = <2>;
809 remote-endpoint= <&csi41vin7>; 809 remote-endpoint = <&csi41vin7>;
810 }; 810 };
811 }; 811 };
812 }; 812 };
diff --git a/arch/arm64/boot/dts/renesas/ulcb-kf.dtsi b/arch/arm64/boot/dts/renesas/ulcb-kf.dtsi
index 8bf3091a899c..1b316d79df88 100644
--- a/arch/arm64/boot/dts/renesas/ulcb-kf.dtsi
+++ b/arch/arm64/boot/dts/renesas/ulcb-kf.dtsi
@@ -127,7 +127,7 @@
127 #address-cells = <1>; 127 #address-cells = <1>;
128 #size-cells = <0>; 128 #size-cells = <0>;
129 reg = <0x71>; 129 reg = <0x71>;
130 reset-gpios= <&gpio3 15 GPIO_ACTIVE_LOW>; 130 reset-gpios = <&gpio3 15 GPIO_ACTIVE_LOW>;
131 }; 131 };
132}; 132};
133 133
generated by cgit v1.2.2 (git 2.25.0) at 2025-08-22 17:31:59 -0400