diff options
author | Joel Stanley <joel@jms.id.au> | 2019-04-02 20:19:07 -0400 |
---|---|---|
committer | Joel Stanley <joel@jms.id.au> | 2019-04-03 21:06:26 -0400 |
commit | eff9f244c1237f681c41dd66b811efec590e9deb (patch) | |
tree | 21e25ff553a5a8e86e4a0ec9b2cce72c61d003c3 | |
parent | ffc26740714962e3e8801dca7ef32b636b3781db (diff) |
dt-bindings: gpu: Add ASPEED GFX bindings document
This describes the ASPEED BMC SoC's display controller.
Signed-off-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://patchwork.freedesktop.org/patch/msgid/20190403001909.31637-2-joel@jms.id.au
-rw-r--r-- | Documentation/devicetree/bindings/gpu/aspeed-gfx.txt | 41 |
1 files changed, 41 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/gpu/aspeed-gfx.txt b/Documentation/devicetree/bindings/gpu/aspeed-gfx.txt new file mode 100644 index 000000000000..958bdf962339 --- /dev/null +++ b/Documentation/devicetree/bindings/gpu/aspeed-gfx.txt | |||
@@ -0,0 +1,41 @@ | |||
1 | Device tree configuration for the GFX display device on the ASPEED SoCs | ||
2 | |||
3 | Required properties: | ||
4 | - compatible | ||
5 | * Must be one of the following: | ||
6 | + aspeed,ast2500-gfx | ||
7 | + aspeed,ast2400-gfx | ||
8 | * In addition, the ASPEED pinctrl bindings require the 'syscon' property to | ||
9 | be present | ||
10 | |||
11 | - reg: Physical base address and length of the GFX registers | ||
12 | |||
13 | - interrupts: interrupt number for the GFX device | ||
14 | |||
15 | - clocks: clock number used to generate the pixel clock | ||
16 | |||
17 | - resets: reset line that must be released to use the GFX device | ||
18 | |||
19 | - memory-region: | ||
20 | Phandle to a memory region to allocate from, as defined in | ||
21 | Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt | ||
22 | |||
23 | |||
24 | Example: | ||
25 | |||
26 | gfx: display@1e6e6000 { | ||
27 | compatible = "aspeed,ast2500-gfx", "syscon"; | ||
28 | reg = <0x1e6e6000 0x1000>; | ||
29 | reg-io-width = <4>; | ||
30 | clocks = <&syscon ASPEED_CLK_GATE_D1CLK>; | ||
31 | resets = <&syscon ASPEED_RESET_CRT1>; | ||
32 | interrupts = <0x19>; | ||
33 | memory-region = <&gfx_memory>; | ||
34 | }; | ||
35 | |||
36 | gfx_memory: framebuffer { | ||
37 | size = <0x01000000>; | ||
38 | alignment = <0x01000000>; | ||
39 | compatible = "shared-dma-pool"; | ||
40 | reusable; | ||
41 | }; | ||