aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDaniel Vetter <daniel.vetter@ffwll.ch>2014-11-19 18:33:04 -0500
committerDaniel Vetter <daniel.vetter@ffwll.ch>2014-12-03 03:35:27 -0500
commitecfe00d802d47af797f09cf8c88ad5ee7aa8d11b (patch)
tree57e0fa3989297360f232597cb85e91c71332a548
parentebd0fd4bef6384dd422d6480b0d5b10b7bfe829a (diff)
drm/i915: s/init()/init_hw()/ in intel_engine_cs
This is (mostly, some exceptions that need fixing) the hw setup function which starts the ring. And not the function which allocates all the resources. Make this clear by giving it a better name. Signed-off-by: Daniel Vetter <daniel.vetter@intel.com> Reviewed-by: Dave Gordon <david.s.gordon@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
-rw-r--r--drivers/gpu/drm/i915/intel_lrc.c14
-rw-r--r--drivers/gpu/drm/i915/intel_ringbuffer.c12
-rw-r--r--drivers/gpu/drm/i915/intel_ringbuffer.h2
3 files changed, 14 insertions, 14 deletions
diff --git a/drivers/gpu/drm/i915/intel_lrc.c b/drivers/gpu/drm/i915/intel_lrc.c
index 828cba49cf01..5e9bb531aeef 100644
--- a/drivers/gpu/drm/i915/intel_lrc.c
+++ b/drivers/gpu/drm/i915/intel_lrc.c
@@ -1391,8 +1391,8 @@ static int logical_ring_init(struct drm_device *dev, struct intel_engine_cs *rin
1391 if (ret) 1391 if (ret)
1392 return ret; 1392 return ret;
1393 1393
1394 if (ring->init) { 1394 if (ring->init_hw) {
1395 ret = ring->init(ring); 1395 ret = ring->init_hw(ring);
1396 if (ret) 1396 if (ret)
1397 return ret; 1397 return ret;
1398 } 1398 }
@@ -1417,7 +1417,7 @@ static int logical_render_ring_init(struct drm_device *dev)
1417 if (HAS_L3_DPF(dev)) 1417 if (HAS_L3_DPF(dev))
1418 ring->irq_keep_mask |= GT_RENDER_L3_PARITY_ERROR_INTERRUPT; 1418 ring->irq_keep_mask |= GT_RENDER_L3_PARITY_ERROR_INTERRUPT;
1419 1419
1420 ring->init = gen8_init_render_ring; 1420 ring->init_hw = gen8_init_render_ring;
1421 ring->init_context = intel_logical_ring_workarounds_emit; 1421 ring->init_context = intel_logical_ring_workarounds_emit;
1422 ring->cleanup = intel_fini_pipe_control; 1422 ring->cleanup = intel_fini_pipe_control;
1423 ring->get_seqno = gen8_get_seqno; 1423 ring->get_seqno = gen8_get_seqno;
@@ -1444,7 +1444,7 @@ static int logical_bsd_ring_init(struct drm_device *dev)
1444 ring->irq_keep_mask = 1444 ring->irq_keep_mask =
1445 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT; 1445 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT;
1446 1446
1447 ring->init = gen8_init_common_ring; 1447 ring->init_hw = gen8_init_common_ring;
1448 ring->get_seqno = gen8_get_seqno; 1448 ring->get_seqno = gen8_get_seqno;
1449 ring->set_seqno = gen8_set_seqno; 1449 ring->set_seqno = gen8_set_seqno;
1450 ring->emit_request = gen8_emit_request; 1450 ring->emit_request = gen8_emit_request;
@@ -1469,7 +1469,7 @@ static int logical_bsd2_ring_init(struct drm_device *dev)
1469 ring->irq_keep_mask = 1469 ring->irq_keep_mask =
1470 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS2_IRQ_SHIFT; 1470 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS2_IRQ_SHIFT;
1471 1471
1472 ring->init = gen8_init_common_ring; 1472 ring->init_hw = gen8_init_common_ring;
1473 ring->get_seqno = gen8_get_seqno; 1473 ring->get_seqno = gen8_get_seqno;
1474 ring->set_seqno = gen8_set_seqno; 1474 ring->set_seqno = gen8_set_seqno;
1475 ring->emit_request = gen8_emit_request; 1475 ring->emit_request = gen8_emit_request;
@@ -1494,7 +1494,7 @@ static int logical_blt_ring_init(struct drm_device *dev)
1494 ring->irq_keep_mask = 1494 ring->irq_keep_mask =
1495 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT; 1495 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT;
1496 1496
1497 ring->init = gen8_init_common_ring; 1497 ring->init_hw = gen8_init_common_ring;
1498 ring->get_seqno = gen8_get_seqno; 1498 ring->get_seqno = gen8_get_seqno;
1499 ring->set_seqno = gen8_set_seqno; 1499 ring->set_seqno = gen8_set_seqno;
1500 ring->emit_request = gen8_emit_request; 1500 ring->emit_request = gen8_emit_request;
@@ -1519,7 +1519,7 @@ static int logical_vebox_ring_init(struct drm_device *dev)
1519 ring->irq_keep_mask = 1519 ring->irq_keep_mask =
1520 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT; 1520 GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT;
1521 1521
1522 ring->init = gen8_init_common_ring; 1522 ring->init_hw = gen8_init_common_ring;
1523 ring->get_seqno = gen8_get_seqno; 1523 ring->get_seqno = gen8_get_seqno;
1524 ring->set_seqno = gen8_set_seqno; 1524 ring->set_seqno = gen8_set_seqno;
1525 ring->emit_request = gen8_emit_request; 1525 ring->emit_request = gen8_emit_request;
diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.c b/drivers/gpu/drm/i915/intel_ringbuffer.c
index e0b76fff8df2..2a87b2261350 100644
--- a/drivers/gpu/drm/i915/intel_ringbuffer.c
+++ b/drivers/gpu/drm/i915/intel_ringbuffer.c
@@ -1865,7 +1865,7 @@ static int intel_init_ring_buffer(struct drm_device *dev,
1865 if (ret) 1865 if (ret)
1866 goto error; 1866 goto error;
1867 1867
1868 ret = ring->init(ring); 1868 ret = ring->init_hw(ring);
1869 if (ret) 1869 if (ret)
1870 goto error; 1870 goto error;
1871 1871
@@ -2437,7 +2437,7 @@ int intel_init_render_ring_buffer(struct drm_device *dev)
2437 ring->dispatch_execbuffer = i830_dispatch_execbuffer; 2437 ring->dispatch_execbuffer = i830_dispatch_execbuffer;
2438 else 2438 else
2439 ring->dispatch_execbuffer = i915_dispatch_execbuffer; 2439 ring->dispatch_execbuffer = i915_dispatch_execbuffer;
2440 ring->init = init_render_ring; 2440 ring->init_hw = init_render_ring;
2441 ring->cleanup = render_ring_cleanup; 2441 ring->cleanup = render_ring_cleanup;
2442 2442
2443 /* Workaround batchbuffer to combat CS tlb bug. */ 2443 /* Workaround batchbuffer to combat CS tlb bug. */
@@ -2530,7 +2530,7 @@ int intel_init_bsd_ring_buffer(struct drm_device *dev)
2530 } 2530 }
2531 ring->dispatch_execbuffer = i965_dispatch_execbuffer; 2531 ring->dispatch_execbuffer = i965_dispatch_execbuffer;
2532 } 2532 }
2533 ring->init = init_ring_common; 2533 ring->init_hw = init_ring_common;
2534 2534
2535 return intel_init_ring_buffer(dev, ring); 2535 return intel_init_ring_buffer(dev, ring);
2536} 2536}
@@ -2569,7 +2569,7 @@ int intel_init_bsd2_ring_buffer(struct drm_device *dev)
2569 ring->semaphore.signal = gen8_xcs_signal; 2569 ring->semaphore.signal = gen8_xcs_signal;
2570 GEN8_RING_SEMAPHORE_INIT; 2570 GEN8_RING_SEMAPHORE_INIT;
2571 } 2571 }
2572 ring->init = init_ring_common; 2572 ring->init_hw = init_ring_common;
2573 2573
2574 return intel_init_ring_buffer(dev, ring); 2574 return intel_init_ring_buffer(dev, ring);
2575} 2575}
@@ -2626,7 +2626,7 @@ int intel_init_blt_ring_buffer(struct drm_device *dev)
2626 ring->semaphore.mbox.signal[VCS2] = GEN6_NOSYNC; 2626 ring->semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;
2627 } 2627 }
2628 } 2628 }
2629 ring->init = init_ring_common; 2629 ring->init_hw = init_ring_common;
2630 2630
2631 return intel_init_ring_buffer(dev, ring); 2631 return intel_init_ring_buffer(dev, ring);
2632} 2632}
@@ -2677,7 +2677,7 @@ int intel_init_vebox_ring_buffer(struct drm_device *dev)
2677 ring->semaphore.mbox.signal[VCS2] = GEN6_NOSYNC; 2677 ring->semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;
2678 } 2678 }
2679 } 2679 }
2680 ring->init = init_ring_common; 2680 ring->init_hw = init_ring_common;
2681 2681
2682 return intel_init_ring_buffer(dev, ring); 2682 return intel_init_ring_buffer(dev, ring);
2683} 2683}
diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.h b/drivers/gpu/drm/i915/intel_ringbuffer.h
index 17e9011dff22..6dbb6f462007 100644
--- a/drivers/gpu/drm/i915/intel_ringbuffer.h
+++ b/drivers/gpu/drm/i915/intel_ringbuffer.h
@@ -146,7 +146,7 @@ struct intel_engine_cs {
146 bool __must_check (*irq_get)(struct intel_engine_cs *ring); 146 bool __must_check (*irq_get)(struct intel_engine_cs *ring);
147 void (*irq_put)(struct intel_engine_cs *ring); 147 void (*irq_put)(struct intel_engine_cs *ring);
148 148
149 int (*init)(struct intel_engine_cs *ring); 149 int (*init_hw)(struct intel_engine_cs *ring);
150 150
151 int (*init_context)(struct intel_engine_cs *ring, 151 int (*init_context)(struct intel_engine_cs *ring,
152 struct intel_context *ctx); 152 struct intel_context *ctx);