NTB: switchtec_ntb: Initialize hardware for memory windows

Add the code to initialize the memory windows in the hardware.
This includes setting up the requester ID table, and figuring out
which BAR corresponds to which memory window. (Seeing the switch
can be configured with any number of BARs.)

Also, seeing the device doesn't have hardware for scratchpads or
determining the link status, we create a shared memory window that has
these features. A magic number with a version component will be used
to determine if the other side's driver is actually up.

The shared memory window also informs the other side of the
size and count of the local memory windows.

Signed-off-by: Logan Gunthorpe <logang@deltatee.com>
Reviewed-by: Stephen Bates <sbates@raithlin.com>
Reviewed-by: Kurt Schwemmer <kurt.schwemmer@microsemi.com>
Acked-by: Allen Hubbe <Allen.Hubbe@dell.com>
Signed-off-by: Jon Mason <jdmason@kudzu.us>

1 files changed, 360 insertions, 0 deletions

diff --git a/drivers/ntb/hw/mscc/ntb_hw_switchtec.c b/drivers/ntb/hw/mscc/ntb_hw_switchtec.c
index 253efba72275..831bfdf40068 100644
--- a/drivers/ntb/hw/mscc/ntb_hw_switchtec.c
+++ b/drivers/ntb/hw/mscc/ntb_hw_switchtec.c
@@ -15,37 +15,396 @@
 
 #include <linux/switchtec.h>
 #include <linux/module.h>
+#include <linux/delay.h>
+#include <linux/kthread.h>
 
 MODULE_DESCRIPTION("Microsemi Switchtec(tm) NTB Driver");
 MODULE_VERSION("0.1");
 MODULE_LICENSE("GPL");
 MODULE_AUTHOR("Microsemi Corporation");
 
+static bool use_lut_mws;
+module_param(use_lut_mws, bool, 0644);
+MODULE_PARM_DESC(use_lut_mws,
+                 "Enable the use of the LUT based memory windows");
+
+#ifndef ioread64
+#ifdef readq
+#define ioread64 readq
+#else
+#define ioread64 _ioread64
+static inline u64 _ioread64(void __iomem *mmio)
+{
+        u64 low, high;
+
+        low = ioread32(mmio);
+        high = ioread32(mmio + sizeof(u32));
+        return low | (high << 32);
+}
+#endif
+#endif
+
+#ifndef iowrite64
+#ifdef writeq
+#define iowrite64 writeq
+#else
+#define iowrite64 _iowrite64
+static inline void _iowrite64(u64 val, void __iomem *mmio)
+{
+        iowrite32(val, mmio);
+        iowrite32(val >> 32, mmio + sizeof(u32));
+}
+#endif
+#endif
+
+#define SWITCHTEC_NTB_MAGIC 0x45CC0001
+#define MAX_MWS     128
+
+struct shared_mw {
+        u32 magic;
+        u32 partition_id;
+        u64 mw_sizes[MAX_MWS];
+};
+
+#define MAX_DIRECT_MW ARRAY_SIZE(((struct ntb_ctrl_regs *)(0))->bar_entry)
+#define LUT_SIZE SZ_64K
+
 struct switchtec_ntb {
         struct switchtec_dev *stdev;
+
+        int self_partition;
+        int peer_partition;
+
+        struct ntb_info_regs __iomem *mmio_ntb;
+        struct ntb_ctrl_regs __iomem *mmio_ctrl;
+        struct ntb_dbmsg_regs __iomem *mmio_dbmsg;
+        struct ntb_ctrl_regs __iomem *mmio_self_ctrl;
+        struct ntb_ctrl_regs __iomem *mmio_peer_ctrl;
+        struct ntb_dbmsg_regs __iomem *mmio_self_dbmsg;
+
+        struct shared_mw *self_shared;
+        struct shared_mw __iomem *peer_shared;
+        dma_addr_t self_shared_dma;
+
+        int nr_direct_mw;
+        int nr_lut_mw;
+        int direct_mw_to_bar[MAX_DIRECT_MW];
+
+        int peer_nr_direct_mw;
+        int peer_nr_lut_mw;
+        int peer_direct_mw_to_bar[MAX_DIRECT_MW];
 };
 
+static int switchtec_ntb_part_op(struct switchtec_ntb *sndev,
+                                 struct ntb_ctrl_regs __iomem *ctl,
+                                 u32 op, int wait_status)
+{
+        static const char * const op_text[] = {
+                [NTB_CTRL_PART_OP_LOCK] = "lock",
+                [NTB_CTRL_PART_OP_CFG] = "configure",
+                [NTB_CTRL_PART_OP_RESET] = "reset",
+        };
+
+        int i;
+        u32 ps;
+        int status;
+
+        switch (op) {
+        case NTB_CTRL_PART_OP_LOCK:
+                status = NTB_CTRL_PART_STATUS_LOCKING;
+                break;
+        case NTB_CTRL_PART_OP_CFG:
+                status = NTB_CTRL_PART_STATUS_CONFIGURING;
+                break;
+        case NTB_CTRL_PART_OP_RESET:
+                status = NTB_CTRL_PART_STATUS_RESETTING;
+                break;
+        default:
+                return -EINVAL;
+        }
+
+        iowrite32(op, &ctl->partition_op);
+
+        for (i = 0; i < 1000; i++) {
+                if (msleep_interruptible(50) != 0) {
+                        iowrite32(NTB_CTRL_PART_OP_RESET, &ctl->partition_op);
+                        return -EINTR;
+                }
+
+                ps = ioread32(&ctl->partition_status) & 0xFFFF;
+
+                if (ps != status)
+                        break;
+        }
+
+        if (ps == wait_status)
+                return 0;
+
+        if (ps == status) {
+                dev_err(&sndev->stdev->dev,
+                        "Timed out while peforming %s (%d). (%08x)",
+                        op_text[op], op,
+                        ioread32(&ctl->partition_status));
+
+                return -ETIMEDOUT;
+        }
+
+        return -EIO;
+}
+
+static void switchtec_ntb_init_sndev(struct switchtec_ntb *sndev)
+{
+        u64 part_map;
+
+        sndev->self_partition = sndev->stdev->partition;
+
+        sndev->mmio_ntb = sndev->stdev->mmio_ntb;
+        part_map = ioread64(&sndev->mmio_ntb->ep_map);
+        part_map &= ~(1 << sndev->self_partition);
+        sndev->peer_partition = ffs(part_map) - 1;
+
+        dev_dbg(&sndev->stdev->dev, "Partition ID %d of %d (%llx)",
+                sndev->self_partition, sndev->stdev->partition_count,
+                part_map);
+
+        sndev->mmio_ctrl = (void * __iomem)sndev->mmio_ntb +
+                SWITCHTEC_NTB_REG_CTRL_OFFSET;
+        sndev->mmio_dbmsg = (void * __iomem)sndev->mmio_ntb +
+                SWITCHTEC_NTB_REG_DBMSG_OFFSET;
+
+        sndev->mmio_self_ctrl = &sndev->mmio_ctrl[sndev->self_partition];
+        sndev->mmio_peer_ctrl = &sndev->mmio_ctrl[sndev->peer_partition];
+        sndev->mmio_self_dbmsg = &sndev->mmio_dbmsg[sndev->self_partition];
+}
+
+static int map_bars(int *map, struct ntb_ctrl_regs __iomem *ctrl)
+{
+        int i;
+        int cnt = 0;
+
+        for (i = 0; i < ARRAY_SIZE(ctrl->bar_entry); i++) {
+                u32 r = ioread32(&ctrl->bar_entry[i].ctl);
+
+                if (r & NTB_CTRL_BAR_VALID)
+                        map[cnt++] = i;
+        }
+
+        return cnt;
+}
+
+static void switchtec_ntb_init_mw(struct switchtec_ntb *sndev)
+{
+        sndev->nr_direct_mw = map_bars(sndev->direct_mw_to_bar,
+                                       sndev->mmio_self_ctrl);
+
+        sndev->nr_lut_mw = ioread16(&sndev->mmio_self_ctrl->lut_table_entries);
+        sndev->nr_lut_mw = rounddown_pow_of_two(sndev->nr_lut_mw);
+
+        dev_dbg(&sndev->stdev->dev, "MWs: %d direct, %d lut",
+                sndev->nr_direct_mw, sndev->nr_lut_mw);
+
+        sndev->peer_nr_direct_mw = map_bars(sndev->peer_direct_mw_to_bar,
+                                            sndev->mmio_peer_ctrl);
+
+        sndev->peer_nr_lut_mw =
+                ioread16(&snd