aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNeil Armstrong <narmstrong@baylibre.com>2016-11-07 05:43:55 -0500
committerKevin Hilman <khilman@baylibre.com>2016-11-15 15:05:46 -0500
commite9e27c647cb063b3b0e58d40414852bb00980171 (patch)
tree214333d9290139c2c6427008ff268c519e463dfc
parent0e26f26ff3dff94a7f87d67cd2bfa1219fb9368b (diff)
ARM64: dts: meson-gxl: Add ethernet nodes with internal PHY
Add Ethernet node with Internal PHY selection for the Amlogic GXL SoCs Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
-rw-r--r--arch/arm64/boot/dts/amlogic/meson-gxl.dtsi43
1 files changed, 43 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
index 73887fe91d42..9f89b99c4806 100644
--- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
@@ -49,6 +49,22 @@
49 compatible = "amlogic,meson-gxl"; 49 compatible = "amlogic,meson-gxl";
50}; 50};
51 51
52&ethmac {
53 reg = <0x0 0xc9410000 0x0 0x10000
54 0x0 0xc8834540 0x0 0x4>;
55
56 clocks = <&clkc CLKID_ETH>,
57 <&clkc CLKID_FCLK_DIV2>,
58 <&clkc CLKID_MPLL2>;
59 clock-names = "stmmaceth", "clkin0", "clkin1";
60
61 mdio0: mdio {
62 #address-cells = <1>;
63 #size-cells = <0>;
64 compatible = "snps,dwmac-mdio";
65 };
66};
67
52&aobus { 68&aobus {
53 pinctrl_aobus: pinctrl@14 { 69 pinctrl_aobus: pinctrl@14 {
54 compatible = "amlogic,meson-gxl-aobus-pinctrl"; 70 compatible = "amlogic,meson-gxl-aobus-pinctrl";
@@ -214,6 +230,33 @@
214 }; 230 };
215 }; 231 };
216 }; 232 };
233
234 eth-phy-mux {
235 compatible = "mdio-mux-mmioreg", "mdio-mux";
236 #address-cells = <1>;
237 #size-cells = <0>;
238 reg = <0x0 0x55c 0x0 0x4>;
239 mux-mask = <0xffffffff>;
240 mdio-parent-bus = <&mdio0>;
241
242 internal_mdio: mdio@e40908ff {
243 reg = <0xe40908ff>;
244 #address-cells = <1>;
245 #size-cells = <0>;
246
247 internal_phy: ethernet-phy@8 {
248 compatible = "ethernet-phy-id0181.4400", "ethernet-phy-ieee802.3-c22";
249 reg = <8>;
250 max-speed = <100>;
251 };
252 };
253
254 external_mdio: mdio@2009087f {
255 reg = <0x2009087f>;
256 #address-cells = <1>;
257 #size-cells = <0>;
258 };
259 };
217}; 260};
218 261
219&hiubus { 262&hiubus {