aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorspeck for Pawan Gupta <speck@linutronix.de>2019-05-06 15:23:50 -0400
committerThomas Gleixner <tglx@linutronix.de>2019-05-08 05:31:31 -0400
commite672f8bf71c66253197e503f75c771dd28ada4a0 (patch)
tree985e0963c56ede0ce8dfcaf5ab7ff101e2b8250c
parent5c14068f87d04adc73ba3f41c2a303d3c3d1fa12 (diff)
x86/mds: Add MDSUM variant to the MDS documentation
Updated the documentation for a new CVE-2019-11091 Microarchitectural Data Sampling Uncacheable Memory (MDSUM) which is a variant of Microarchitectural Data Sampling (MDS). MDS is a family of side channel attacks on internal buffers in Intel CPUs. MDSUM is a special case of MSBDS, MFBDS and MLPDS. An uncacheable load from memory that takes a fault or assist can leave data in a microarchitectural structure that may later be observed using one of the same methods used by MSBDS, MFBDS or MLPDS. There are no new code changes expected for MDSUM. The existing mitigation for MDS applies to MDSUM as well. Signed-off-by: Pawan Gupta <pawan.kumar.gupta@linux.intel.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Tyler Hicks <tyhicks@canonical.com> Reviewed-by: Jon Masters <jcm@redhat.com>
-rw-r--r--Documentation/admin-guide/hw-vuln/mds.rst5
-rw-r--r--Documentation/x86/mds.rst5
2 files changed, 8 insertions, 2 deletions
diff --git a/Documentation/admin-guide/hw-vuln/mds.rst b/Documentation/admin-guide/hw-vuln/mds.rst
index 244ab47d1fb3..e0dccf414eca 100644
--- a/Documentation/admin-guide/hw-vuln/mds.rst
+++ b/Documentation/admin-guide/hw-vuln/mds.rst
@@ -32,11 +32,12 @@ Related CVEs
32 32
33The following CVE entries are related to the MDS vulnerability: 33The following CVE entries are related to the MDS vulnerability:
34 34
35 ============== ===== ============================================== 35 ============== ===== ===================================================
36 CVE-2018-12126 MSBDS Microarchitectural Store Buffer Data Sampling 36 CVE-2018-12126 MSBDS Microarchitectural Store Buffer Data Sampling
37 CVE-2018-12130 MFBDS Microarchitectural Fill Buffer Data Sampling 37 CVE-2018-12130 MFBDS Microarchitectural Fill Buffer Data Sampling
38 CVE-2018-12127 MLPDS Microarchitectural Load Port Data Sampling 38 CVE-2018-12127 MLPDS Microarchitectural Load Port Data Sampling
39 ============== ===== ============================================== 39 CVE-2019-11091 MDSUM Microarchitectural Data Sampling Uncacheable Memory
40 ============== ===== ===================================================
40 41
41Problem 42Problem
42------- 43-------
diff --git a/Documentation/x86/mds.rst b/Documentation/x86/mds.rst
index 3d6f943f1afb..979945be257a 100644
--- a/Documentation/x86/mds.rst
+++ b/Documentation/x86/mds.rst
@@ -12,6 +12,7 @@ on internal buffers in Intel CPUs. The variants are:
12 - Microarchitectural Store Buffer Data Sampling (MSBDS) (CVE-2018-12126) 12 - Microarchitectural Store Buffer Data Sampling (MSBDS) (CVE-2018-12126)
13 - Microarchitectural Fill Buffer Data Sampling (MFBDS) (CVE-2018-12130) 13 - Microarchitectural Fill Buffer Data Sampling (MFBDS) (CVE-2018-12130)
14 - Microarchitectural Load Port Data Sampling (MLPDS) (CVE-2018-12127) 14 - Microarchitectural Load Port Data Sampling (MLPDS) (CVE-2018-12127)
15 - Microarchitectural Data Sampling Uncacheable Memory (MDSUM) (CVE-2019-11091)
15 16
16MSBDS leaks Store Buffer Entries which can be speculatively forwarded to a 17MSBDS leaks Store Buffer Entries which can be speculatively forwarded to a
17dependent load (store-to-load forwarding) as an optimization. The forward 18dependent load (store-to-load forwarding) as an optimization. The forward
@@ -38,6 +39,10 @@ faulting or assisting loads under certain conditions, which again can be
38exploited eventually. Load ports are shared between Hyper-Threads so cross 39exploited eventually. Load ports are shared between Hyper-Threads so cross
39thread leakage is possible. 40thread leakage is possible.
40 41
42MDSUM is a special case of MSBDS, MFBDS and MLPDS. An uncacheable load from
43memory that takes a fault or assist can leave data in a microarchitectural
44structure that may later be observed using one of the same methods used by
45MSBDS, MFBDS or MLPDS.
41 46
42Exposure assumptions 47Exposure assumptions
43-------------------- 48--------------------