aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKishon Vijay Abraham I <kishon@ti.com>2017-12-19 04:31:33 -0500
committerTony Lindgren <tony@atomide.com>2017-12-21 10:12:44 -0500
commitd03366dcbffcc3754f9f8a1d8ae74f438312e07d (patch)
tree48aeec43d70498d4fe7f9236c2043ce0723e2fef
parent423aa8ba0541d8924a047755b01a1bb45fa09b03 (diff)
ARM: multi_v7_defconfig: Enable CONFIG_PCI_DRA7XX (Host & Device modes)
Enable CONFIG_PCI_DRA7XX in order to be able to configure PCIe controller present in dra7 SoCs in both host mode and device mode. Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
-rw-r--r--arch/arm/configs/multi_v7_defconfig6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig
index 61509c4b769f..6faecd55ccbd 100644
--- a/arch/arm/configs/multi_v7_defconfig
+++ b/arch/arm/configs/multi_v7_defconfig
@@ -116,6 +116,8 @@ CONFIG_ARCH_ZYNQ=y
116CONFIG_TRUSTED_FOUNDATIONS=y 116CONFIG_TRUSTED_FOUNDATIONS=y
117CONFIG_PCI=y 117CONFIG_PCI=y
118CONFIG_PCI_HOST_GENERIC=y 118CONFIG_PCI_HOST_GENERIC=y
119CONFIG_PCI_DRA7XX=y
120CONFIG_PCI_DRA7XX_EP=y
119CONFIG_PCI_KEYSTONE=y 121CONFIG_PCI_KEYSTONE=y
120CONFIG_PCI_MSI=y 122CONFIG_PCI_MSI=y
121CONFIG_PCI_MVEBU=y 123CONFIG_PCI_MVEBU=y
@@ -123,6 +125,9 @@ CONFIG_PCI_TEGRA=y
123CONFIG_PCI_RCAR_GEN2=y 125CONFIG_PCI_RCAR_GEN2=y
124CONFIG_PCIE_RCAR=y 126CONFIG_PCIE_RCAR=y
125CONFIG_PCIEPORTBUS=y 127CONFIG_PCIEPORTBUS=y
128CONFIG_PCI_ENDPOINT=y
129CONFIG_PCI_ENDPOINT_CONFIGFS=y
130CONFIG_PCI_EPF_TEST=m
126CONFIG_SMP=y 131CONFIG_SMP=y
127CONFIG_NR_CPUS=16 132CONFIG_NR_CPUS=16
128CONFIG_HIGHPTE=y 133CONFIG_HIGHPTE=y
@@ -222,6 +227,7 @@ CONFIG_ATMEL_SSC=m
222CONFIG_QCOM_COINCELL=m 227CONFIG_QCOM_COINCELL=m
223CONFIG_APDS9802ALS=y 228CONFIG_APDS9802ALS=y
224CONFIG_ISL29003=y 229CONFIG_ISL29003=y
230CONFIG_PCI_ENDPOINT_TEST=m
225CONFIG_EEPROM_AT24=y 231CONFIG_EEPROM_AT24=y
226CONFIG_BLK_DEV_SD=y 232CONFIG_BLK_DEV_SD=y
227CONFIG_BLK_DEV_SR=y 233CONFIG_BLK_DEV_SR=y