aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorStephen Warren <swarren@nvidia.com>2016-06-21 14:51:49 -0400
committerThierry Reding <treding@nvidia.com>2016-07-11 10:48:09 -0400
commitaee7a747af6cb9631d608e3a3e4db34eaba65b1f (patch)
treeaf7b4ef552d2f5864a7ac1e6ee782fdb61d010c3
parent4ec2e60186034d54745d8ee45441dc33acef2e9c (diff)
ARM: tegra: Import latest Jetson TK1 spreadsheet
This imports v11 of "Jetson TK1 Development Platform Pin Mux" from https://developer.nvidia.com/embedded/downloads. The new version defines the mux option for the MIPI pad ctrl selection. The OWR pin no longer has an entry in the configuration table because the only mux option it support is OWR, that feature isn't supported, and hence can't conflict with any other pin. This pin can only usefully be used as a GPIO. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
-rw-r--r--arch/arm/boot/dts/tegra124-jetson-tk1.dts12
1 files changed, 4 insertions, 8 deletions
diff --git a/arch/arm/boot/dts/tegra124-jetson-tk1.dts b/arch/arm/boot/dts/tegra124-jetson-tk1.dts
index f6f5d3ca6f7d..9ce385e3aca5 100644
--- a/arch/arm/boot/dts/tegra124-jetson-tk1.dts
+++ b/arch/arm/boot/dts/tegra124-jetson-tk1.dts
@@ -1356,14 +1356,6 @@
1356 nvidia,tristate = <TEGRA_PIN_DISABLE>; 1356 nvidia,tristate = <TEGRA_PIN_DISABLE>;
1357 nvidia,enable-input = <TEGRA_PIN_ENABLE>; 1357 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
1358 }; 1358 };
1359 owr {
1360 nvidia,pins = "owr";
1361 nvidia,function = "rsvd2";
1362 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
1363 nvidia,tristate = <TEGRA_PIN_ENABLE>;
1364 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
1365 nvidia,rcv-sel = <TEGRA_PIN_DISABLE>;
1366 };
1367 clk_32k_in { 1359 clk_32k_in {
1368 nvidia,pins = "clk_32k_in"; 1360 nvidia,pins = "clk_32k_in";
1369 nvidia,function = "clk"; 1361 nvidia,function = "clk";
@@ -1378,6 +1370,10 @@
1378 nvidia,tristate = <TEGRA_PIN_DISABLE>; 1370 nvidia,tristate = <TEGRA_PIN_DISABLE>;
1379 nvidia,enable-input = <TEGRA_PIN_DISABLE>; 1371 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
1380 }; 1372 };
1373 dsi_b {
1374 nvidia,pins = "mipi_pad_ctrl_dsi_b";
1375 nvidia,function = "dsi_b";
1376 };
1381 }; 1377 };
1382 }; 1378 };
1383 1379