diff options
| author | Micky Ching <micky_ching@realsil.com.cn> | 2015-02-25 00:50:09 -0500 |
|---|---|---|
| committer | Lee Jones <lee.jones@linaro.org> | 2015-03-03 11:41:17 -0500 |
| commit | ada71f5588320e7a5c7166cb7c1c8c40cb866ac4 (patch) | |
| tree | 683314f11b8fa93b1444a3e6ccab8b227d8351e1 | |
| parent | 84f00b1b9631319361f6c36e2f5a8e833d09af5b (diff) | |
mfd: rtsx: Place register address and values togather
It is more readable to place register address and values define
togather. The values define add two leading space indicate belong
to the register address defined above.
Signed-off-by: Micky Ching <micky_ching@realsil.com.cn>
Signed-off-by: Lee Jones <lee.jones@linaro.org>
| -rw-r--r-- | include/linux/mfd/rtsx_pci.h | 836 |
1 files changed, 369 insertions, 467 deletions
diff --git a/include/linux/mfd/rtsx_pci.h b/include/linux/mfd/rtsx_pci.h index a9c2a14fd521..e81f2bbfcda0 100644 --- a/include/linux/mfd/rtsx_pci.h +++ b/include/linux/mfd/rtsx_pci.h | |||
| @@ -28,74 +28,72 @@ | |||
| 28 | 28 | ||
| 29 | #define MAX_RW_REG_CNT 1024 | 29 | #define MAX_RW_REG_CNT 1024 |
| 30 | 30 | ||
| 31 | /* PCI Operation Register Address */ | ||
| 32 | #define RTSX_HCBAR 0x00 | 31 | #define RTSX_HCBAR 0x00 |
| 33 | #define RTSX_HCBCTLR 0x04 | 32 | #define RTSX_HCBCTLR 0x04 |
| 33 | #define STOP_CMD (0x01 << 28) | ||
| 34 | #define READ_REG_CMD 0 | ||
| 35 | #define WRITE_REG_CMD 1 | ||
| 36 | #define CHECK_REG_CMD 2 | ||
| 37 | |||
| 34 | #define RTSX_HDBAR 0x08 | 38 | #define RTSX_HDBAR 0x08 |
| 39 | #define SG_INT 0x04 | ||
| 40 | #define SG_END 0x02 | ||
| 41 | #define SG_VALID 0x01 | ||
| 42 | #define SG_NO_OP 0x00 | ||
| 43 | #define SG_TRANS_DATA (0x02 << 4) | ||
| 44 | #define SG_LINK_DESC (0x03 << 4) | ||
| 35 | #define RTSX_HDBCTLR 0x0C | 45 | #define RTSX_HDBCTLR 0x0C |
| 46 | #define SDMA_MODE 0x00 | ||
| 47 | #define ADMA_MODE (0x02 << 26) | ||
| 48 | #define STOP_DMA (0x01 << 28) | ||
| 49 | #define TRIG_DMA (0x01 << 31) | ||
| 50 | |||
| 36 | #define RTSX_HAIMR 0x10 | 51 | #define RTSX_HAIMR 0x10 |
| 37 | #define RTSX_BIPR 0x14 | 52 | #define HAIMR_TRANS_START (0x01 << 31) |
| 38 | #define RTSX_BIER 0x18 | 53 | #define HAIMR_READ 0x00 |
| 54 | #define HAIMR_WRITE (0x01 << 30) | ||
| 55 | #define HAIMR_READ_START (HAIMR_TRANS_START | HAIMR_READ) | ||
| 56 | #define HAIMR_WRITE_START (HAIMR_TRANS_START | HAIMR_WRITE) | ||
| 57 | #define HAIMR_TRANS_END (HAIMR_TRANS_START) | ||
| 39 | 58 | ||
| 40 | /* Host command buffer control register */ | 59 | #define RTSX_BIPR 0x14 |
| 41 | #define STOP_CMD (0x01 << 28) | 60 | #define CMD_DONE_INT (1 << 31) |
| 42 | 61 | #define DATA_DONE_INT (1 << 30) | |
| 43 | /* Host data buffer control register */ | 62 | #define TRANS_OK_INT (1 << 29) |
| 44 | #define SDMA_MODE 0x00 | 63 | #define TRANS_FAIL_INT (1 << 28) |
| 45 | #define ADMA_MODE (0x02 << 26) | 64 | #define XD_INT (1 << 27) |
| 46 | #define STOP_DMA (0x01 << 28) | 65 | #define MS_INT (1 << 26) |
| 47 | #define TRIG_DMA (0x01 << 31) | 66 | #define SD_INT (1 << 25) |
| 48 | 67 | #define GPIO0_INT (1 << 24) | |
| 49 | /* Host access internal memory register */ | 68 | #define OC_INT (1 << 23) |
| 50 | #define HAIMR_TRANS_START (0x01 << 31) | 69 | #define SD_WRITE_PROTECT (1 << 19) |
| 51 | #define HAIMR_READ 0x00 | 70 | #define XD_EXIST (1 << 18) |
| 52 | #define HAIMR_WRITE (0x01 << 30) | 71 | #define MS_EXIST (1 << 17) |
| 53 | #define HAIMR_READ_START (HAIMR_TRANS_START | HAIMR_READ) | 72 | #define SD_EXIST (1 << 16) |
| 54 | #define HAIMR_WRITE_START (HAIMR_TRANS_START | HAIMR_WRITE) | 73 | #define DELINK_INT GPIO0_INT |
| 55 | #define HAIMR_TRANS_END (HAIMR_TRANS_START) | 74 | #define MS_OC_INT (1 << 23) |
| 56 | 75 | #define SD_OC_INT (1 << 22) | |
| 57 | /* Bus interrupt pending register */ | ||
| 58 | #define CMD_DONE_INT (1 << 31) | ||
| 59 | #define DATA_DONE_INT (1 << 30) | ||
| 60 | #define TRANS_OK_INT (1 << 29) | ||
| 61 | #define TRANS_FAIL_INT (1 << 28) | ||
| 62 | #define XD_INT (1 << 27) | ||
| 63 | #define MS_INT (1 << 26) | ||
| 64 | #define SD_INT (1 << 25) | ||
| 65 | #define GPIO0_INT (1 << 24) | ||
| 66 | #define OC_INT (1 << 23) | ||
| 67 | #define SD_WRITE_PROTECT (1 << 19) | ||
| 68 | #define XD_EXIST (1 << 18) | ||
| 69 | #define MS_EXIST (1 << 17) | ||
| 70 | #define SD_EXIST (1 << 16) | ||
| 71 | #define DELINK_INT GPIO0_INT | ||
| 72 | #define MS_OC_INT (1 << 23) | ||
| 73 | #define SD_OC_INT (1 << 22) | ||
| 74 | 76 | ||
| 75 | #define CARD_INT (XD_INT | MS_INT | SD_INT) | 77 | #define CARD_INT (XD_INT | MS_INT | SD_INT) |
| 76 | #define NEED_COMPLETE_INT (DATA_DONE_INT | TRANS_OK_INT | TRANS_FAIL_INT) | 78 | #define NEED_COMPLETE_INT (DATA_DONE_INT | TRANS_OK_INT | TRANS_FAIL_INT) |
| 77 | #define RTSX_INT (CMD_DONE_INT | NEED_COMPLETE_INT | \ | 79 | #define RTSX_INT (CMD_DONE_INT | NEED_COMPLETE_INT | \ |
| 78 | CARD_INT | GPIO0_INT | OC_INT) | 80 | CARD_INT | GPIO0_INT | OC_INT) |
| 79 | |||
| 80 | #define CARD_EXIST (XD_EXIST | MS_EXIST | SD_EXIST) | 81 | #define CARD_EXIST (XD_EXIST | MS_EXIST | SD_EXIST) |
| 81 | 82 | ||
| 82 | /* Bus interrupt enable register */ | 83 | #define RTSX_BIER 0x18 |
| 83 | #define CMD_DONE_INT_EN (1 << 31) | 84 | #define CMD_DONE_INT_EN (1 << 31) |
| 84 | #define DATA_DONE_INT_EN (1 << 30) | 85 | #define DATA_DONE_INT_EN (1 << 30) |
| 85 | #define TRANS_OK_INT_EN (1 << 29) | 86 | #define TRANS_OK_INT_EN (1 << 29) |
| 86 | #define TRANS_FAIL_INT_EN (1 << 28) | 87 | #define TRANS_FAIL_INT_EN (1 << 28) |
| 87 | #define XD_INT_EN (1 << 27) | 88 | #define XD_INT_EN (1 << 27) |
| 88 | #define MS_INT_EN (1 << 26) | 89 | #define MS_INT_EN (1 << 26) |
| 89 | #define SD_INT_EN (1 << 25) | 90 | #define SD_INT_EN (1 << 25) |
| 90 | #define GPIO0_INT_EN (1 << 24) | 91 | #define GPIO0_INT_EN (1 << 24) |
| 91 | #define OC_INT_EN (1 << 23) | 92 | #define OC_INT_EN (1 << 23) |
| 92 | #define DELINK_INT_EN GPIO0_INT_EN | 93 | #define DELINK_INT_EN GPIO0_INT_EN |
| 93 | #define MS_OC_INT_EN (1 << 23) | 94 | #define MS_OC_INT_EN (1 << 23) |
| 94 | #define SD_OC_INT_EN (1 << 22) | 95 | #define SD_OC_INT_EN (1 << 22) |
| 95 | 96 | ||
| 96 | #define READ_REG_CMD 0 | ||
| 97 | #define WRITE_REG_CMD 1 | ||
| 98 | #define CHECK_REG_CMD 2 | ||
| 99 | 97 | ||
| 100 | /* | 98 | /* |
| 101 | * macros for easy use | 99 | * macros for easy use |
| @@ -125,423 +123,68 @@ | |||
| 125 | #define rtsx_pci_write_config_dword(pcr, where, val) \ | 123 | #define rtsx_pci_write_config_dword(pcr, where, val) \ |
| 126 | pci_write_config_dword((pcr)->pci, where, val) | 124 | pci_write_config_dword((pcr)->pci, where, val) |
| 127 | 125 | ||
| 128 | #define STATE_TRANS_NONE 0 | 126 | #define STATE_TRANS_NONE 0 |
| 129 | #define STATE_TRANS_CMD 1 | 127 | #define STATE_TRANS_CMD 1 |
| 130 | #define STATE_TRANS_BUF 2 | 128 | #define STATE_TRANS_BUF 2 |
| 131 | #define STATE_TRANS_SG 3 | 129 | #define STATE_TRANS_SG 3 |
| 132 | |||
| 133 | #define TRANS_NOT_READY 0 | ||
| 134 | #define TRANS_RESULT_OK 1 | ||
| 135 | #define TRANS_RESULT_FAIL 2 | ||
| 136 | #define TRANS_NO_DEVICE 3 | ||
| 137 | |||
| 138 | #define RTSX_RESV_BUF_LEN 4096 | ||
| 139 | #define HOST_CMDS_BUF_LEN 1024 | ||
| 140 | #define HOST_SG_TBL_BUF_LEN (RTSX_RESV_BUF_LEN - HOST_CMDS_BUF_LEN) | ||
| 141 | #define HOST_SG_TBL_ITEMS (HOST_SG_TBL_BUF_LEN / 8) | ||
| 142 | #define MAX_SG_ITEM_LEN 0x80000 | ||
| 143 | |||
| 144 | #define HOST_TO_DEVICE 0 | ||
| 145 | #define DEVICE_TO_HOST 1 | ||
| 146 | |||
| 147 | #define RTSX_PHASE_MAX 32 | ||
| 148 | #define RX_TUNING_CNT 3 | ||
| 149 | |||
| 150 | /* SG descriptor */ | ||
| 151 | #define SG_INT 0x04 | ||
| 152 | #define SG_END 0x02 | ||
| 153 | #define SG_VALID 0x01 | ||
| 154 | |||
| 155 | #define SG_NO_OP 0x00 | ||
| 156 | #define SG_TRANS_DATA (0x02 << 4) | ||
| 157 | #define SG_LINK_DESC (0x03 << 4) | ||
| 158 | |||
| 159 | /* Output voltage */ | ||
| 160 | #define OUTPUT_3V3 0 | ||
| 161 | #define OUTPUT_1V8 1 | ||
| 162 | |||
| 163 | /* Card Clock Enable Register */ | ||
| 164 | #define SD_CLK_EN 0x04 | ||
| 165 | #define MS_CLK_EN 0x08 | ||
| 166 | |||
| 167 | /* Card Select Register */ | ||
| 168 | #define SD_MOD_SEL 2 | ||
| 169 | #define MS_MOD_SEL 3 | ||
| 170 | |||
| 171 | /* Card Output Enable Register */ | ||
| 172 | #define SD_OUTPUT_EN 0x04 | ||
| 173 | #define MS_OUTPUT_EN 0x08 | ||
| 174 | |||
| 175 | /* CARD_SHARE_MODE */ | ||
| 176 | #define CARD_SHARE_MASK 0x0F | ||
| 177 | #define CARD_SHARE_MULTI_LUN 0x00 | ||
| 178 | #define CARD_SHARE_NORMAL 0x00 | ||
| 179 | #define CARD_SHARE_48_SD 0x04 | ||
| 180 | #define CARD_SHARE_48_MS 0x08 | ||
| 181 | /* CARD_SHARE_MODE for barossa */ | ||
| 182 | #define CARD_SHARE_BAROSSA_SD 0x01 | ||
| 183 | #define CARD_SHARE_BAROSSA_MS 0x02 | ||
| 184 | |||
| 185 | /* CARD_DRIVE_SEL */ | ||
| 186 | #define MS_DRIVE_8mA (0x01 << 6) | ||
| 187 | #define MMC_DRIVE_8mA (0x01 << 4) | ||
| 188 | #define XD_DRIVE_8mA (0x01 << 2) | ||
| 189 | #define GPIO_DRIVE_8mA 0x01 | ||
| 190 | #define RTS5209_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ | ||
| 191 | XD_DRIVE_8mA | GPIO_DRIVE_8mA) | ||
| 192 | #define RTL8411_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ | ||
| 193 | XD_DRIVE_8mA) | ||
| 194 | #define RTSX_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | GPIO_DRIVE_8mA) | ||
| 195 | 130 | ||
| 196 | /* SD30_DRIVE_SEL */ | 131 | #define TRANS_NOT_READY 0 |
| 197 | #define DRIVER_TYPE_A 0x05 | 132 | #define TRANS_RESULT_OK 1 |
| 198 | #define DRIVER_TYPE_B 0x03 | 133 | #define TRANS_RESULT_FAIL 2 |
| 199 | #define DRIVER_TYPE_C 0x02 | 134 | #define TRANS_NO_DEVICE 3 |
| 200 | #define DRIVER_TYPE_D 0x01 | ||
| 201 | #define CFG_DRIVER_TYPE_A 0x02 | ||
| 202 | #define CFG_DRIVER_TYPE_B 0x03 | ||
| 203 | #define CFG_DRIVER_TYPE_C 0x01 | ||
| 204 | #define CFG_DRIVER_TYPE_D 0x00 | ||
| 205 | |||
| 206 | /* FPDCTL */ | ||
| 207 | #define SSC_POWER_DOWN 0x01 | ||
| 208 | #define SD_OC_POWER_DOWN 0x02 | ||
| 209 | #define ALL_POWER_DOWN 0x07 | ||
| 210 | #define OC_POWER_DOWN 0x06 | ||
| 211 | |||
| 212 | /* CLK_CTL */ | ||
| 213 | #define CHANGE_CLK 0x01 | ||
| 214 | |||
| 215 | /* LDO_CTL */ | ||
| 216 | #define BPP_ASIC_1V7 0x00 | ||
| 217 | #define BPP_ASIC_1V8 0x01 | ||
| 218 | #define BPP_ASIC_1V9 0x02 | ||
| 219 | #define BPP_ASIC_2V0 0x03 | ||
| 220 | #define BPP_ASIC_2V7 0x04 | ||
| 221 | #define BPP_ASIC_2V8 0x05 | ||
| 222 | #define BPP_ASIC_3V2 0x06 | ||
| 223 | #define BPP_ASIC_3V3 0x07 | ||
| 224 | #define BPP_REG_TUNED18 0x07 | ||
| 225 | #define BPP_TUNED18_SHIFT_8402 5 | ||
| 226 | #define BPP_TUNED18_SHIFT_8411 4 | ||
| 227 | #define BPP_PAD_MASK 0x04 | ||
| 228 | #define BPP_PAD_3V3 0x04 | ||
| 229 | #define BPP_PAD_1V8 0x00 | ||
| 230 | #define BPP_LDO_POWB 0x03 | ||
| 231 | #define BPP_LDO_ON 0x00 | ||
| 232 | #define BPP_LDO_SUSPEND 0x02 | ||
| 233 | #define BPP_LDO_OFF 0x03 | ||
| 234 | |||
| 235 | /* CD_PAD_CTL */ | ||
| 236 | #define CD_DISABLE_MASK 0x07 | ||
| 237 | #define MS_CD_DISABLE 0x04 | ||
| 238 | #define SD_CD_DISABLE 0x02 | ||
| 239 | #define XD_CD_DISABLE 0x01 | ||
| 240 | #define CD_DISABLE 0x07 | ||
| 241 | #define CD_ENABLE 0x00 | ||
| 242 | #define MS_CD_EN_ONLY 0x03 | ||
| 243 | #define SD_CD_EN_ONLY 0x05 | ||
| 244 | #define XD_CD_EN_ONLY 0x06 | ||
| 245 | #define FORCE_CD_LOW_MASK 0x38 | ||
| 246 | #define FORCE_CD_XD_LOW 0x08 | ||
| 247 | #define FORCE_CD_SD_LOW 0x10 | ||
| 248 | #define FORCE_CD_MS_LOW 0x20 | ||
| 249 | #define CD_AUTO_DISABLE 0x40 | ||
| 250 | |||
| 251 | /* SD_STAT1 */ | ||
| 252 | #define SD_CRC7_ERR 0x80 | ||
| 253 | #define SD_CRC16_ERR 0x40 | ||
| 254 | #define SD_CRC_WRITE_ERR 0x20 | ||
| 255 | #define SD_CRC_WRITE_ERR_MASK 0x1C | ||
| 256 | #define GET_CRC_TIME_OUT 0x02 | ||
| 257 | #define SD_TUNING_COMPARE_ERR 0x01 | ||
| 258 | |||
| 259 | /* SD_STAT2 */ | ||
| 260 | #define SD_RSP_80CLK_TIMEOUT 0x01 | ||
| 261 | |||
| 262 | /* SD_BUS_STAT */ | ||
| 263 | #define SD_CLK_TOGGLE_EN 0x80 | ||
| 264 | #define SD_CLK_FORCE_STOP 0x40 | ||
| 265 | #define SD_DAT3_STATUS 0x10 | ||
| 266 | #define SD_DAT2_STATUS 0x08 | ||
| 267 | #define SD_DAT1_STATUS 0x04 | ||
| 268 | #define SD_DAT0_STATUS 0x02 | ||
| 269 | #define SD_CMD_STATUS 0x01 | ||
| 270 | |||
| 271 | /* SD_PAD_CTL */ | ||
| 272 | #define SD_IO_USING_1V8 0x80 | ||
| 273 | #define SD_IO_USING_3V3 0x7F | ||
| 274 | #define TYPE_A_DRIVING 0x00 | ||
| 275 | #define TYPE_B_DRIVING 0x01 | ||
| 276 | #define TYPE_C_DRIVING 0x02 | ||
| 277 | #define TYPE_D_DRIVING 0x03 | ||
| 278 | |||
| 279 | /* SD_SAMPLE_POINT_CTL */ | ||
| 280 | #define DDR_FIX_RX_DAT 0x00 | ||
| 281 | #define DDR_VAR_RX_DAT 0x80 | ||
| 282 | #define DDR_FIX_RX_DAT_EDGE 0x00 | ||
| 283 | #define DDR_FIX_RX_DAT_14_DELAY 0x40 | ||
| 284 | #define DDR_FIX_RX_CMD 0x00 | ||
| 285 | #define DDR_VAR_RX_CMD 0x20 | ||
| 286 | #define DDR_FIX_RX_CMD_POS_EDGE 0x00 | ||
| 287 | #define DDR_FIX_RX_CMD_14_DELAY 0x10 | ||
| 288 | #define SD20_RX_POS_EDGE 0x00 | ||
| 289 | #define SD20_RX_14_DELAY 0x08 | ||
| 290 | #define SD20_RX_SEL_MASK 0x08 | ||
| 291 | 135 | ||
| 292 | /* SD_PUSH_POINT_CTL */ | 136 | #define RTSX_RESV_BUF_LEN 4096 |
| 293 | #define DDR_FIX_TX_CMD_DAT 0x00 | 137 | #define HOST_CMDS_BUF_LEN 1024 |
| 294 | #define DDR_VAR_TX_CMD_DAT 0x80 | 138 | #define HOST_SG_TBL_BUF_LEN (RTSX_RESV_BUF_LEN - HOST_CMDS_BUF_LEN) |
| 295 | #define DDR_FIX_TX_DAT_14_TSU 0x00 | 139 | #define HOST_SG_TBL_ITEMS (HOST_SG_TBL_BUF_LEN / 8) |
| 296 | #define DDR_FIX_TX_DAT_12_TSU 0x40 | 140 | #define MAX_SG_ITEM_LEN 0x80000 |
| 297 | #define DDR_FIX_TX_CMD_NEG_EDGE 0x00 | 141 | #define HOST_TO_DEVICE 0 |
| 298 | #define DDR_FIX_TX_CMD_14_AHEAD 0x20 | 142 | #define DEVICE_TO_HOST 1 |
| 299 | #define SD20_TX_NEG_EDGE 0x00 | 143 | |
| 300 | #define SD20_TX_14_AHEAD 0x10 | 144 | #define OUTPUT_3V3 0 |
| 301 | #define SD20_TX_SEL_MASK 0x10 | 145 | #define OUTPUT_1V8 1 |
| 302 | #define DDR_VAR_SDCLK_POL_SWAP 0x01 | ||
| 303 | |||
| 304 | /* SD_TRANSFER */ | ||
| 305 | #define SD_TRANSFER_START 0x80 | ||
| 306 | #define SD_TRANSFER_END 0x40 | ||
| 307 | #define SD_STAT_IDLE 0x20 | ||
| 308 | #define SD_TRANSFER_ERR 0x10 | ||
| 309 | /* SD Transfer Mode definition */ | ||
| 310 | #define SD_TM_NORMAL_WRITE 0x00 | ||
| 311 | #define SD_TM_AUTO_WRITE_3 0x01 | ||
| 312 | #define SD_TM_AUTO_WRITE_4 0x02 | ||
| 313 | #define SD_TM_AUTO_READ_3 0x05 | ||
| 314 | #define SD_TM_AUTO_READ_4 0x06 | ||
| 315 | #define SD_TM_CMD_RSP 0x08 | ||
| 316 | #define SD_TM_AUTO_WRITE_1 0x09 | ||
| 317 | #define SD_TM_AUTO_WRITE_2 0x0A | ||
| 318 | #define SD_TM_NORMAL_READ 0x0C | ||
| 319 | #define SD_TM_AUTO_READ_1 0x0D | ||
| 320 | #define SD_TM_AUTO_READ_2 0x0E | ||
| 321 | #define SD_TM_AUTO_TUNING 0x0F | ||
| 322 | |||
| 323 | /* SD_VPTX_CTL / SD_VPRX_CTL */ | ||
| 324 | #define PHASE_CHANGE 0x80 | ||
| 325 | #define PHASE_NOT_RESET 0x40 | ||
| 326 | |||
| 327 | /* SD_DCMPS_TX_CTL / SD_DCMPS_RX_CTL */ | ||
| 328 | #define DCMPS_CHANGE 0x80 | ||
| 329 | #define DCMPS_CHANGE_DONE 0x40 | ||
| 330 | #define DCMPS_ERROR 0x20 | ||
| 331 | #define DCMPS_CURRENT_PHASE 0x1F | ||
| 332 | |||
| 333 | /* SD Configure 1 Register */ | ||
| 334 | #define SD_CLK_DIVIDE_0 0x00 | ||
| 335 | #define SD_CLK_DIVIDE_256 0xC0 | ||
| 336 | #define SD_CLK_DIVIDE_128 0x80 | ||
| 337 | #define SD_BUS_WIDTH_1BIT 0x00 | ||
| 338 | #define SD_BUS_WIDTH_4BIT 0x01 | ||
| 339 | #define SD_BUS_WIDTH_8BIT 0x02 | ||
| 340 | #define SD_ASYNC_FIFO_NOT_RST 0x10 | ||
| 341 | #define SD_20_MODE 0x00 | ||
| 342 | #define SD_DDR_MODE 0x04 | ||
| 343 | #define SD_30_MODE 0x08 | ||
| 344 | |||
| 345 | #define SD_CLK_DIVIDE_MASK 0xC0 | ||
| 346 | |||
| 347 | /* SD_CMD_STATE */ | ||
| 348 | #define SD_CMD_IDLE 0x80 | ||
| 349 | |||
| 350 | /* SD_DATA_STATE */ | ||
| 351 | #define SD_DATA_IDLE 0x80 | ||
| 352 | |||
| 353 | /* DCM_DRP_CTL */ | ||
| 354 | #define DCM_RESET 0x08 | ||
| 355 | #define DCM_LOCKED 0x04 | ||
| 356 | #define DCM_208M 0x00 | ||
| 357 | #define DCM_TX 0x01 | ||
| 358 | #define DCM_RX 0x02 | ||
| 359 | |||
| 360 | /* DCM_DRP_TRIG */ | ||
| 361 | #define DRP_START 0x80 | ||
| 362 | #define DRP_DONE 0x40 | ||
| 363 | |||
| 364 | /* DCM_DRP_CFG */ | ||
| 365 | #define DRP_WRITE 0x80 | ||
| 366 | #define DRP_READ 0x00 | ||
| 367 | #define DCM_WRITE_ADDRESS_50 0x50 | ||
| 368 | #define DCM_WRITE_ADDRESS_51 0x51 | ||
| 369 | #define DCM_READ_ADDRESS_00 0x00 | ||
| 370 | #define DCM_READ_ADDRESS_51 0x51 | ||
| 371 | |||
| 372 | /* IRQSTAT0 */ | ||
| 373 | #define DMA_DONE_INT 0x80 | ||
| 374 | #define SUSPEND_INT 0x40 | ||
| 375 | #define LINK_RDY_INT 0x20 | ||
| 376 | #define LINK_DOWN_INT 0x10 | ||
| 377 | |||
| 378 | /* DMACTL */ | ||
| 379 | #define DMA_RST 0x80 | ||
| 380 | #define DMA_BUSY 0x04 | ||
| 381 | #define DMA_DIR_TO_CARD 0x00 | ||
| 382 | #define DMA_DIR_FROM_CARD 0x02 | ||
| 383 | #define DMA_EN 0x01 | ||
| 384 | #define DMA_128 (0 << 4) | ||
| 385 | #define DMA_256 (1 << 4) | ||
| 386 | #define DMA_512 (2 << 4) | ||
| 387 | #define DMA_1024 (3 << 4) | ||
| 388 | #define DMA_PACK_SIZE_MASK 0x30 | ||
| 389 | |||
| 390 | /* SSC_CTL1 */ | ||
| 391 | #define SSC_RSTB 0x80 | ||
| 392 | #define SSC_8X_EN 0x40 | ||
| 393 | #define SSC_FIX_FRAC 0x20 | ||
| 394 | #define SSC_SEL_1M 0x00 | ||
| 395 | #define SSC_SEL_2M 0x08 | ||
| 396 | #define SSC_SEL_4M 0x10 | ||
| 397 | #define SSC_SEL_8M 0x18 | ||
| 398 | |||
| 399 | /* SSC_CTL2 */ | ||
| 400 | #define SSC_DEPTH_MASK 0x07 | ||
| 401 | #define SSC_DEPTH_DISALBE 0x00 | ||
| 402 | #define SSC_DEPTH_4M 0x01 | ||
| 403 | #define SSC_DEPTH_2M 0x02 | ||
| 404 | #define SSC_DEPTH_1M 0x03 | ||
| 405 | #define SSC_DEPTH_500K 0x04 | ||
| 406 | #define SSC_DEPTH_250K 0x05 | ||
| 407 | |||
| 408 | /* System Clock Control Register */ | ||
| 409 | #define CLK_LOW_FREQ 0x01 | ||
| 410 | |||
| 411 | /* System Clock Divider Register */ | ||
| 412 | #define CLK_DIV_1 0x01 | ||
| 413 | #define CLK_DIV_2 0x02 | ||
| 414 | #define CLK_DIV_4 0x03 | ||
| 415 | #define CLK_DIV_8 0x04 | ||
| 416 | |||
| 417 | /* MS_CFG */ | ||
| 418 | #define SAMPLE_TIME_RISING 0x00 | ||
| 419 | #define SAMPLE_TIME_FALLING 0x80 | ||
| 420 | #define PUSH_TIME_DEFAULT 0x00 | ||
| 421 | #define PUSH_TIME_ODD 0x40 | ||
| 422 | #define NO_EXTEND_TOGGLE 0x00 | ||
| 423 | #define EXTEND_TOGGLE_CHK 0x20 | ||
| 424 | #define MS_BUS_WIDTH_1 0x00 | ||
| 425 | #define MS_BUS_WIDTH_4 0x10 | ||
| 426 | #define MS_BUS_WIDTH_8 0x18 | ||
| 427 | #define MS_2K_SECTOR_MODE 0x04 | ||
| 428 | #define MS_512_SECTOR_MODE 0x00 | ||
| 429 | #define MS_TOGGLE_TIMEOUT_EN 0x00 | ||
| 430 | #define MS_TOGGLE_TIMEOUT_DISEN 0x01 | ||
| 431 | #define MS_NO_CHECK_INT 0x02 | ||
| 432 | 146 | ||
| 433 | /* MS_TRANS_CFG */ | 147 | #define RTSX_PHASE_MAX 32 |
| 434 | #define WAIT_INT 0x80 | 148 | #define RX_TUNING_CNT 3 |
| 435 | #define NO_WAIT_INT 0x00 | ||
| 436 | #define NO_AUTO_READ_INT_REG 0x00 | ||
| 437 | #define AUTO_READ_INT_REG 0x40 | ||
| 438 | #define MS_CRC16_ERR 0x20 | ||
| 439 | #define MS_RDY_TIMEOUT 0x10 | ||
| 440 | #define MS_INT_CMDNK 0x08 | ||
| 441 | #define MS_INT_BREQ 0x04 | ||
| 442 | #define MS_INT_ERR 0x02 | ||
| 443 | #define MS_INT_CED 0x01 | ||
| 444 | |||
| 445 | /* MS_TRANSFER */ | ||
| 446 | #define MS_TRANSFER_START 0x80 | ||
| 447 | #define MS_TRANSFER_END 0x40 | ||
| 448 | #define MS_TRANSFER_ERR 0x20 | ||
| 449 | #define MS_BS_STATE 0x10 | ||
| 450 | #define MS_TM_READ_BYTES 0x00 | ||
| 451 | #define MS_TM_NORMAL_READ 0x01 | ||
| 452 | #define MS_TM_WRITE_BYTES 0x04 | ||
| 453 | #define MS_TM_NORMAL_WRITE 0x05 | ||
| 454 | #define MS_TM_AUTO_READ 0x08 | ||
| 455 | #define MS_TM_AUTO_WRITE 0x0C | ||
| 456 | |||
| 457 | /* SD Configure 2 Register */ | ||
| 458 | #define SD_CALCULATE_CRC7 0x00 | ||
| 459 | #define SD_NO_CALCULATE_CRC7 0x80 | ||
| 460 | #define SD_CHECK_CRC16 0x00 | ||
| 461 | #define SD_NO_CHECK_CRC16 0x40 | ||
| 462 | #define SD_NO_CHECK_WAIT_CRC_TO 0x20 | ||
| 463 | #define SD_WAIT_BUSY_END 0x08 | ||
| 464 | #define SD_NO_WAIT_BUSY_END 0x00 | ||
| 465 | #define SD_CHECK_CRC7 0x00 | ||
| 466 | #define SD_NO_CHECK_CRC7 0x04 | ||
| 467 | #define SD_RSP_LEN_0 0x00 | ||
| 468 | #define SD_RSP_LEN_6 0x01 | ||
| 469 | #define SD_RSP_LEN_17 0x02 | ||
| 470 | /* SD/MMC Response Type Definition */ | ||
| 471 | #define SD_RSP_TYPE_R0 0x04 | ||
| 472 | #define SD_RSP_TYPE_R1 0x01 | ||
| 473 | #define SD_RSP_TYPE_R1b 0x09 | ||
| 474 | #define SD_RSP_TYPE_R2 0x02 | ||
| 475 | #define SD_RSP_TYPE_R3 0x05 | ||
| 476 | #define SD_RSP_TYPE_R4 0x05 | ||
| 477 | #define SD_RSP_TYPE_R5 0x01 | ||
| 478 | #define SD_RSP_TYPE_R6 0x01 | ||
| 479 | #define SD_RSP_TYPE_R7 0x01 | ||
| 480 | |||
| 481 | /* SD_CONFIGURE3 */ | ||
| 482 | #define SD_RSP_80CLK_TIMEOUT_EN 0x01 | ||
| 483 | |||
| 484 | /* Card Transfer Reset Register */ | ||
| 485 | #define SPI_STOP 0x01 | ||
| 486 | #define XD_STOP 0x02 | ||
| 487 | #define SD_STOP 0x04 | ||
| 488 | #define MS_STOP 0x08 | ||
| 489 | #define SPI_CLR_ERR 0x10 | ||
| 490 | #define XD_CLR_ERR 0x20 | ||
| 491 | #define SD_CLR_ERR 0x40 | ||
| 492 | #define MS_CLR_ERR 0x80 | ||
| 493 | |||
| 494 | /* Card Data Source Register */ | ||
| 495 | #define PINGPONG_BUFFER 0x01 | ||
| 496 | #define RING_BUFFER 0x00 | ||
| 497 | |||
| 498 | /* Card Power Control Register */ | ||
| 499 | #define PMOS_STRG_MASK 0x10 | ||
| 500 | #define PMOS_STRG_800mA 0x10 | ||
| 501 | #define PMOS_STRG_400mA 0x00 | ||
| 502 | #define SD_POWER_OFF 0x03 | ||
| 503 | #define SD_PARTIAL_POWER_ON 0x01 | ||
| 504 | #define SD_POWER_ON 0x00 | ||
| 505 | #define SD_POWER_MASK 0x03 | ||
| 506 | #define MS_POWER_OFF 0x0C | ||
| 507 | #define MS_PARTIAL_POWER_ON 0x04 | ||
| 508 | #define MS_POWER_ON 0x00 | ||
| 509 | #define MS_POWER_MASK 0x0C | ||
| 510 | #define BPP_POWER_OFF 0x0F | ||
| 511 | #define BPP_POWER_5_PERCENT_ON 0x0E | ||
| 512 | #define BPP_POWER_10_PERCENT_ON 0x0C | ||
| 513 | #define BPP_POWER_15_PERCENT_ON 0x08 | ||
| 514 | #define BPP_POWER_ON 0x00 | ||
| 515 | #define BPP_POWER_MASK 0x0F | ||
| 516 | #define SD_VCC_PARTIAL_POWER_ON 0x02 | ||
| 517 | #define SD_VCC_POWER_ON 0x00 | ||
| 518 | |||
| 519 | /* PWR_GATE_CTRL */ | ||
| 520 | #define PWR_GATE_EN 0x01 | ||
| 521 | #define LDO3318_PWR_MASK 0x06 | ||
| 522 | #define LDO_ON 0x00 | ||
| 523 | #define LDO_SUSPEND 0x04 | ||
| 524 | #define LDO_OFF 0x06 | ||
| 525 | |||
| 526 | /* CARD_CLK_SOURCE */ | ||
| 527 | #define CRC_FIX_CLK (0x00 << 0) | ||
| 528 | #define CRC_VAR_CLK0 (0x01 << 0) | ||
| 529 | #define CRC_VAR_CLK1 (0x02 << 0) | ||
| 530 | #define SD30_FIX_CLK (0x00 << 2) | ||
| 531 | #define SD30_VAR_CLK0 (0x01 << 2) | ||
| 532 | #define SD30_VAR_CLK1 (0x02 << 2) | ||
| 533 | #define SAMPLE_FIX_CLK (0x00 << 4) | ||
| 534 | #define SAMPLE_VAR_CLK0 (0x01 << 4) | ||
| 535 | #define SAMPLE_VAR_CLK1 (0x02 << 4) | ||
| 536 | |||
| 537 | /* HOST_SLEEP_STATE */ | ||
| 538 | #define HOST_ENTER_S1 1 | ||
| 539 | #define HOST_ENTER_S3 2 | ||
| 540 | 149 | ||
| 541 | #define MS_CFG 0xFD40 | 150 | #define MS_CFG 0xFD40 |
| 151 | #define SAMPLE_TIME_RISING 0x00 | ||
| 152 | #define SAMPLE_TIME_FALLING 0x80 | ||
| 153 | #define PUSH_TIME_DEFAULT 0x00 | ||
| 154 | #define PUSH_TIME_ODD 0x40 | ||
| 155 | #define NO_EXTEND_TOGGLE 0x00 | ||
| 156 | #define EXTEND_TOGGLE_CHK 0x20 | ||
| 157 | #define MS_BUS_WIDTH_1 0x00 | ||
| 158 | #define MS_BUS_WIDTH_4 0x10 | ||
| 159 | #define MS_BUS_WIDTH_8 0x18 | ||
| 160 | #define MS_2K_SECTOR_MODE 0x04 | ||
| 161 | #define MS_512_SECTOR_MODE 0x00 | ||
| 162 | #define MS_TOGGLE_TIMEOUT_EN 0x00 | ||
| 163 | #define MS_TOGGLE_TIMEOUT_DISEN 0x01 | ||
| 164 | #define MS_NO_CHECK_INT 0x02 | ||
| 542 | #define MS_TPC 0xFD41 | 165 | #define MS_TPC 0xFD41 |
| 543 | #define MS_TRANS_CFG 0xFD42 | 166 | #define MS_TRANS_CFG 0xFD42 |
| 167 | #define WAIT_INT 0x80 | ||
| 168 | #define NO_WAIT_INT 0x00 | ||
| 169 | #define NO_AUTO_READ_INT_REG 0x00 | ||
| 170 | #define AUTO_READ_INT_REG 0x40 | ||
| 171 | #define MS_CRC16_ERR 0x20 | ||
| 172 | #define MS_RDY_TIMEOUT 0x10 | ||
| 173 | #define MS_INT_CMDNK 0x08 | ||
| 174 | #define MS_INT_BREQ 0x04 | ||
| 175 | #define MS_INT_ERR 0x02 | ||
| 176 | #define MS_INT_CED 0x01 | ||
| 544 | #define MS_TRANSFER 0xFD43 | 177 | #define MS_TRANSFER 0xFD43 |
| 178 | #define MS_TRANSFER_START 0x80 | ||
| 179 | #define MS_TRANSFER_END 0x40 | ||
| 180 | #define MS_TRANSFER_ERR 0x20 | ||
| 181 | #define MS_BS_STATE 0x10 | ||
| 182 | #define MS_TM_READ_BYTES 0x00 | ||
| 183 | #define MS_TM_NORMAL_READ 0x01 | ||
| 184 | #define MS_TM_WRITE_BYTES 0x04 | ||
| 185 | #define MS_TM_NORMAL_WRITE 0x05 | ||
| 186 | #define MS_TM_AUTO_READ 0x08 | ||
| 187 | #define MS_TM_AUTO_WRITE 0x0C | ||
| 545 | #define MS_INT_REG 0xFD44 | 188 | #define MS_INT_REG 0xFD44 |
| 546 | #define MS_BYTE_CNT 0xFD45 | 189 | #define MS_BYTE_CNT 0xFD45 |
| 547 | #define MS_SECTOR_CNT_L 0xFD46 | 190 | #define MS_SECTOR_CNT_L 0xFD46 |
| @@ -549,14 +192,90 @@ | |||
| 549 | #define MS_DBUS_H 0xFD48 | 192 | #define MS_DBUS_H 0xFD48 |
| 550 | 193 | ||
| 551 | #define SD_CFG1 0xFDA0 | 194 | #define SD_CFG1 0xFDA0 |
| 195 | #define SD_CLK_DIVIDE_0 0x00 | ||
| 196 | #define SD_CLK_DIVIDE_256 0xC0 | ||
| 197 | #define SD_CLK_DIVIDE_128 0x80 | ||
| 198 | #define SD_BUS_WIDTH_1BIT 0x00 | ||
| 199 | #define SD_BUS_WIDTH_4BIT 0x01 | ||
| 200 | #define SD_BUS_WIDTH_8BIT 0x02 | ||
| 201 | #define SD_ASYNC_FIFO_NOT_RST 0x10 | ||
| 202 | #define SD_20_MODE 0x00 | ||
| 203 | #define SD_DDR_MODE 0x04 | ||
| 204 | #define SD_30_MODE 0x08 | ||
| 205 | #define SD_CLK_DIVIDE_MASK 0xC0 | ||
| 552 | #define SD_CFG2 0xFDA1 | 206 | #define SD_CFG2 0xFDA1 |
| 207 | #define SD_CALCULATE_CRC7 0x00 | ||
| 208 | #define SD_NO_CALCULATE_CRC7 0x80 | ||
| 209 | #define SD_CHECK_CRC16 0x00 | ||
| 210 | #define SD_NO_CHECK_CRC16 0x40 | ||
| 211 | #define SD_NO_CHECK_WAIT_CRC_TO 0x20 | ||
| 212 | #define SD_WAIT_BUSY_END 0x08 | ||
| 213 | #define SD_NO_WAIT_BUSY_END 0x00 | ||
| 214 | #define SD_CHECK_CRC7 0x00 | ||
| 215 | #define SD_NO_CHECK_CRC7 0x04 | ||
| 216 | #define SD_RSP_LEN_0 0x00 | ||
| 217 | #define SD_RSP_LEN_6 0x01 | ||
| 218 | #define SD_RSP_LEN_17 0x02 | ||
| 219 | #define SD_RSP_TYPE_R0 0x04 | ||
| 220 | #define SD_RSP_TYPE_R1 0x01 | ||
| 221 | #define SD_RSP_TYPE_R1b 0x09 | ||
| 222 | #define SD_RSP_TYPE_R2 0x02 | ||
| 223 | #define SD_RSP_TYPE_R3 0x05 | ||
| 224 | #define SD_RSP_TYPE_R4 0x05 | ||
| 225 | #define SD_RSP_TYPE_R5 0x01 | ||
| 226 | #define SD_RSP_TYPE_R6 0x01 | ||
| 227 | #define SD_RSP_TYPE_R7 0x01 | ||
| 553 | #define SD_CFG3 0xFDA2 | 228 | #define SD_CFG3 0xFDA2 |
| 229 | #define SD_RSP_80CLK_TIMEOUT_EN 0x01 | ||
| 230 | |||
| 554 | #define SD_STAT1 0xFDA3 | 231 | #define SD_STAT1 0xFDA3 |
| 232 | #define SD_CRC7_ERR 0x80 | ||
| 233 | #define SD_CRC16_ERR 0x40 | ||
| 234 | #define SD_CRC_WRITE_ERR 0x20 | ||
| 235 | #define SD_CRC_WRITE_ERR_MASK 0x1C | ||
| 236 | #define GET_CRC_TIME_OUT 0x02 | ||
| 237 | #define SD_TUNING_COMPARE_ERR 0x01 | ||
| 555 | #define SD_STAT2 0xFDA4 | 238 | #define SD_STAT2 0xFDA4 |
| 239 | #define SD_RSP_80CLK_TIMEOUT 0x01 | ||
| 240 | |||
| 556 | #define SD_BUS_STAT 0xFDA5 | 241 | #define SD_BUS_STAT 0xFDA5 |
| 242 | #define SD_CLK_TOGGLE_EN 0x80 | ||
| 243 | #define SD_CLK_FORCE_STOP 0x40 | ||
| 244 | #define SD_DAT3_STATUS 0x10 | ||
| 245 | #define SD_DAT2_STATUS 0x08 | ||
| 246 | #define SD_DAT1_STATUS 0x04 | ||
| 247 | #define SD_DAT0_STATUS 0x02 | ||
| 248 | #define SD_CMD_STATUS 0x01 | ||
| 557 | #define SD_PAD_CTL 0xFDA6 | 249 | #define SD_PAD_CTL 0xFDA6 |
| 250 | #define SD_IO_USING_1V8 0x80 | ||
| 251 | #define SD_IO_USING_3V3 0x7F | ||
| 252 | #define TYPE_A_DRIVING 0x00 | ||
| 253 | #define TYPE_B_DRIVING 0x01 | ||
| 254 | #define TYPE_C_DRIVING 0x02 | ||
| 255 | #define TYPE_D_DRIVING 0x03 | ||
| 558 | #define SD_SAMPLE_POINT_CTL 0xFDA7 | 256 | #define SD_SAMPLE_POINT_CTL 0xFDA7 |
| 257 | #define DDR_FIX_RX_DAT 0x00 | ||
| 258 | #define DDR_VAR_RX_DAT 0x80 | ||
| 259 | #define DDR_FIX_RX_DAT_EDGE 0x00 | ||
| 260 | #define DDR_FIX_RX_DAT_14_DELAY 0x40 | ||
| 261 | #define DDR_FIX_RX_CMD 0x00 | ||
| 262 | #define DDR_VAR_RX_CMD 0x20 | ||
| 263 | #define DDR_FIX_RX_CMD_POS_EDGE 0x00 | ||
| 264 | #define DDR_FIX_RX_CMD_14_DELAY 0x10 | ||
| 265 | #define SD20_RX_POS_EDGE 0x00 | ||
| 266 | #define SD20_RX_14_DELAY 0x08 | ||
| 267 | #define SD20_RX_SEL_MASK 0x08 | ||
| 559 | #define SD_PUSH_POINT_CTL 0xFDA8 | 268 | #define SD_PUSH_POINT_CTL 0xFDA8 |
| 269 | #define DDR_FIX_TX_CMD_DAT 0x00 | ||
| 270 | #define DDR_VAR_TX_CMD_DAT 0x80 | ||
| 271 | #define DDR_FIX_TX_DAT_14_TSU 0x00 | ||
| 272 | #define DDR_FIX_TX_DAT_12_TSU 0x40 | ||
| 273 | #define DDR_FIX_TX_CMD_NEG_EDGE 0x00 | ||
| 274 | #define DDR_FIX_TX_CMD_14_AHEAD 0x20 | ||
| 275 | #define SD20_TX_NEG_EDGE 0x00 | ||
| 276 | #define SD20_TX_14_AHEAD 0x10 | ||
| 277 | #define SD20_TX_SEL_MASK 0x10 | ||
| 278 | #define DDR_VAR_SDCLK_POL_SWAP 0x01 | ||
| 560 | #define SD_CMD0 0xFDA9 | 279 | #define SD_CMD0 0xFDA9 |
| 561 | #define SD_CMD_START 0x40 | 280 | #define SD_CMD_START 0x40 |
| 562 | #define SD_CMD1 0xFDAA | 281 | #define SD_CMD1 0xFDAA |
| @@ -569,14 +288,46 @@ | |||
| 569 | #define SD_BLOCK_CNT_L 0xFDB1 | 288 | #define SD_BLOCK_CNT_L 0xFDB1 |
| 570 | #define SD_BLOCK_CNT_H 0xFDB2 | 289 | #define SD_BLOCK_CNT_H 0xFDB2 |
| 571 | #define SD_TRANSFER 0xFDB3 | 290 | #define SD_TRANSFER 0xFDB3 |
| 291 | #define SD_TRANSFER_START 0x80 | ||
| 292 | #define SD_TRANSFER_END 0x40 | ||
| 293 | #define SD_STAT_IDLE 0x20 | ||
| 294 | #define SD_TRANSFER_ERR 0x10 | ||
| 295 | #define SD_TM_NORMAL_WRITE 0x00 | ||
| 296 | #define SD_TM_AUTO_WRITE_3 0x01 | ||
| 297 | #define SD_TM_AUTO_WRITE_4 0x02 | ||
| 298 | #define SD_TM_AUTO_READ_3 0x05 | ||
| 299 | #define SD_TM_AUTO_READ_4 0x06 | ||
| 300 | #define SD_TM_CMD_RSP 0x08 | ||
| 301 | #define SD_TM_AUTO_WRITE_1 0x09 | ||
| 302 | #define SD_TM_AUTO_WRITE_2 0x0A | ||
| 303 | #define SD_TM_NORMAL_READ 0x0C | ||
| 304 | #define SD_TM_AUTO_READ_1 0x0D | ||
| 305 | #define SD_TM_AUTO_READ_2 0x0E | ||
| 306 | #define SD_TM_AUTO_TUNING 0x0F | ||
| 572 | #define SD_CMD_STATE 0xFDB5 | 307 | #define SD_CMD_STATE 0xFDB5 |
| 308 | #define SD_CMD_IDLE 0x80 | ||
| 309 | |||
| 573 | #define SD_DATA_STATE 0xFDB6 | 310 | #define SD_DATA_STATE 0xFDB6 |
| 311 | #define SD_DATA_IDLE 0x80 | ||
| 574 | 312 | ||
| 575 | #define SRCTL 0xFC13 | 313 | #define SRCTL 0xFC13 |
| 576 | 314 | ||
| 577 | #define DCM_DRP_CTL 0xFC23 | 315 | #define DCM_DRP_CTL 0xFC23 |
| 316 | #define DCM_RESET 0x08 | ||
| 317 | #define DCM_LOCKED 0x04 | ||
| 318 | #define DCM_208M 0x00 | ||
| 319 | #define DCM_TX 0x01 | ||
| 320 | #define DCM_RX 0x02 | ||
| 578 | #define DCM_DRP_TRIG 0xFC24 | 321 | #define DCM_DRP_TRIG 0xFC24 |
| 322 | #define DRP_START 0x80 | ||
| 323 | #define DRP_DONE 0x40 | ||
| 579 | #define DCM_DRP_CFG 0xFC25 | 324 | #define DCM_DRP_CFG 0xFC25 |
| 325 | #define DRP_WRITE 0x80 | ||
| 326 | #define DRP_READ 0x00 | ||
| 327 | #define DCM_WRITE_ADDRESS_50 0x50 | ||
| 328 | #define DCM_WRITE_ADDRESS_51 0x51 | ||
| 329 | #define DCM_READ_ADDRESS_00 0x00 | ||
| 330 | #define DCM_READ_ADDRESS_51 0x51 | ||
| 580 | #define DCM_DRP_WR_DATA_L 0xFC26 | 331 | #define DCM_DRP_WR_DATA_L 0xFC26 |
| 581 | #define DCM_DRP_WR_DATA_H 0xFC27 | 332 | #define DCM_DRP_WR_DATA_H 0xFC27 |
| 582 | #define DCM_DRP_RD_DATA_L 0xFC28 | 333 | #define DCM_DRP_RD_DATA_L 0xFC28 |
| @@ -587,42 +338,153 @@ | |||
| 587 | #define SD_DCMPS1_CTL 0xFC2D | 338 | #define SD_DCMPS1_CTL 0xFC2D |
| 588 | #define SD_VPTX_CTL SD_VPCLK0_CTL | 339 | #define SD_VPTX_CTL SD_VPCLK0_CTL |
| 589 | #define SD_VPRX_CTL SD_VPCLK1_CTL | 340 | #define SD_VPRX_CTL SD_VPCLK1_CTL |
| 341 | #define PHASE_CHANGE 0x80 | ||
| 342 | #define PHASE_NOT_RESET 0x40 | ||
| 590 | #define SD_DCMPS_TX_CTL SD_DCMPS0_CTL | 343 | #define SD_DCMPS_TX_CTL SD_DCMPS0_CTL |
| 591 | #define SD_DCMPS_RX_CTL SD_DCMPS1_CTL | 344 | #define SD_DCMPS_RX_CTL SD_DCMPS1_CTL |
| 345 | #define DCMPS_CHANGE 0x80 | ||
| 346 | #define DCMPS_CHANGE_DONE 0x40 | ||
| 347 | #define DCMPS_ERROR 0x20 | ||
| 348 | #define DCMPS_CURRENT_PHASE 0x1F | ||
| 592 | #define CARD_CLK_SOURCE 0xFC2E | 349 | #define CARD_CLK_SOURCE 0xFC2E |
| 593 | 350 | #define CRC_FIX_CLK (0x00 << 0) | |
| 351 | #define CRC_VAR_CLK0 (0x01 << 0) | ||
| 352 | #define CRC_VAR_CLK1 (0x02 << 0) | ||
| 353 | #define SD30_FIX_CLK (0x00 << 2) | ||
| 354 | #define SD30_VAR_CLK0 (0x01 << 2) | ||
| 355 | #define SD30_VAR_CLK1 (0x02 << 2) | ||
| 356 | #define SAMPLE_FIX_CLK (0x00 << 4) | ||
| 357 | #define SAMPLE_VAR_CLK0 (0x01 << 4) | ||
| 358 | #define SAMPLE_VAR_CLK1 (0x02 << 4) | ||
| 594 | #define CARD_PWR_CTL 0xFD50 | 359 | #define CARD_PWR_CTL 0xFD50 |
| 360 | #define PMOS_STRG_MASK 0x10 | ||
| 361 | #define PMOS_STRG_800mA 0x10 | ||
| 362 | #define PMOS_STRG_400mA 0x00 | ||
| 363 | #define SD_POWER_OFF 0x03 | ||
| 364 | #define SD_PARTIAL_POWER_ON 0x01 | ||
| 365 | #define SD_POWER_ON 0x00 | ||
| 366 | #define SD_POWER_MASK 0x03 | ||
| 367 | #define MS_POWER_OFF 0x0C | ||
| 368 | #define MS_PARTIAL_POWER_ON 0x04 | ||
| 369 | #define MS_POWER_ON 0x00 | ||
| 370 | #define MS_POWER_MASK 0x0C | ||
| 371 | #define BPP_POWER_OFF 0x0F | ||
| 372 | #define BPP_POWER_5_PERCENT_ON 0x0E | ||
| 373 | #define BPP_POWER_10_PERCENT_ON 0x0C | ||
| 374 | #define BPP_POWER_15_PERCENT_ON 0x08 | ||
| 375 | #define BPP_POWER_ON 0x00 | ||
| 376 | #define BPP_POWER_MASK 0x0F | ||
| 377 | #define SD_VCC_PARTIAL_POWER_ON 0x02 | ||
| 378 | #define SD_VCC_POWER_ON 0x00 | ||
| 595 | #define CARD_CLK_SWITCH 0xFD51 | 379 | #define CARD_CLK_SWITCH 0xFD51 |
| 596 | #define RTL8411B_PACKAGE_MODE 0xFD51 | 380 | #define RTL8411B_PACKAGE_MODE 0xFD51 |
| 597 | #define CARD_SHARE_MODE 0xFD52 | 381 | #define CARD_SHARE_MODE 0xFD52 |
| 382 | #define CARD_SHARE_MASK 0x0F | ||
| 383 | #define CARD_SHARE_MULTI_LUN 0x00 | ||
| 384 | #define CARD_SHARE_NORMAL 0x00 | ||
| 385 | #define CARD_SHARE_48_SD 0x04 | ||
| 386 | #define CARD_SHARE_48_MS 0x08 | ||
| 387 | #define CARD_SHARE_BAROSSA_SD 0x01 | ||
| 388 | #define CARD_SHARE_BAROSSA_MS 0x02 | ||
| 598 | #define CARD_DRIVE_SEL 0xFD53 | 389 | #define CARD_DRIVE_SEL 0xFD53 |
| 390 | #define MS_DRIVE_8mA (0x01 << 6) | ||
| 391 | #define MMC_DRIVE_8mA (0x01 << 4) | ||
| 392 | #define XD_DRIVE_8mA (0x01 << 2) | ||
| 393 | #define GPIO_DRIVE_8mA 0x01 | ||
| 394 | #define RTS5209_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ | ||
| 395 | XD_DRIVE_8mA | GPIO_DRIVE_8mA) | ||
| 396 | #define RTL8411_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ | ||
| 397 | XD_DRIVE_8mA) | ||
| 398 | #define RTSX_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | GPIO_DRIVE_8mA) | ||
| 399 | |||
| 599 | #define CARD_STOP 0xFD54 | 400 | #define CARD_STOP 0xFD54 |
| 401 | #define SPI_STOP 0x01 | ||
| 402 | #define XD_STOP 0x02 | ||
| 403 | #define SD_STOP 0x04 | ||
| 404 | #define MS_STOP 0x08 | ||
| 405 | #define SPI_CLR_ERR 0x10 | ||
| 406 | #define XD_CLR_ERR 0x20 | ||
| 407 | #define SD_CLR_ERR 0x40 | ||
| 408 | #define MS_CLR_ERR 0x80 | ||
| 600 | #define CARD_OE 0xFD55 | 409 | #define CARD_OE 0xFD55 |
| 410 | #define SD_OUTPUT_EN 0x04 | ||
| 411 | #define MS_OUTPUT_EN 0x08 | ||
| 601 | #define CARD_AUTO_BLINK 0xFD56 | 412 | #define CARD_AUTO_BLINK 0xFD56 |
| 602 | #define CARD_GPIO_DIR 0xFD57 | 413 | #define CARD_GPIO_DIR 0xFD57 |
| 603 | #define CARD_GPIO 0xFD58 | 414 | #define CARD_GPIO 0xFD58 |
| 604 | #define CARD_DATA_SOURCE 0xFD5B | 415 | #define CARD_DATA_SOURCE 0xFD5B |
| 416 | #define PINGPONG_BUFFER 0x01 | ||
| 417 | #define RING_BUFFER 0x00 | ||
| 605 | #define SD30_CLK_DRIVE_SEL 0xFD5A | 418 | #define SD30_CLK_DRIVE_SEL 0xFD5A |
| 419 | #define DRIVER_TYPE_A 0x05 | ||
| 420 | #define DRIVER_TYPE_B 0x03 | ||
| 421 | #define DRIVER_TYPE_C 0x02 | ||
| 422 | #define DRIVER_TYPE_D 0x01 | ||
| 606 | #define CARD_SELECT 0xFD5C | 423 | #define CARD_SELECT 0xFD5C |
| 424 | #define SD_MOD_SEL 2 | ||
| 425 | #define MS_MOD_SEL 3 | ||
| 607 | #define SD30_DRIVE_SEL 0xFD5E | 426 | #define SD30_DRIVE_SEL 0xFD5E |
| 427 | #define CFG_DRIVER_TYPE_A 0x02 | ||
| 428 | #define CFG_DRIVER_TYPE_B 0x03 | ||
| 429 | #define CFG_DRIVER_TYPE_C 0x01 | ||
| 430 | #define CFG_DRIVER_TYPE_D 0x00 | ||
| 608 | #define SD30_CMD_DRIVE_SEL 0xFD5E | 431 | #define SD30_CMD_DRIVE_SEL 0xFD5E |
| 609 | #define SD30_DAT_DRIVE_SEL 0xFD5F | 432 | #define SD30_DAT_DRIVE_SEL 0xFD5F |
| 610 | #define CARD_CLK_EN 0xFD69 | 433 | #define CARD_CLK_EN 0xFD69 |
| 434 | #define SD_CLK_EN 0x04 | ||
| 435 | #define MS_CLK_EN 0x08 | ||
| 611 | #define SDIO_CTRL 0xFD6B | 436 | #define SDIO_CTRL 0xFD6B |
| 612 | #define CD_PAD_CTL 0xFD73 | 437 | #define CD_PAD_CTL 0xFD73 |
| 613 | 438 | #define CD_DISABLE_MASK 0x07 | |
| 439 | #define MS_CD_DISABLE 0x04 | ||
| 440 | #define SD_CD_DISABLE 0x02 | ||
| 441 | #define XD_CD_DISABLE 0x01 | ||
| 442 | #define CD_DISABLE 0x07 | ||
| 443 | #define CD_ENABLE 0x00 | ||
| 444 | #define MS_CD_EN_ONLY 0x03 | ||
| 445 | #define SD_CD_EN_ONLY 0x05 | ||
| 446 | #define XD_CD_EN_ONLY 0x06 | ||
| 447 | #define FORCE_CD_LOW_MASK 0x38 | ||
| 448 | #define FORCE_CD_XD_LOW 0x08 | ||
| 449 | #define FORCE_CD_SD_LOW 0x10 | ||
| 450 | #define FORCE_CD_MS_LOW 0x20 | ||
| 451 | #define CD_AUTO_DISABLE 0x40 | ||
| 614 | #define FPDCTL 0xFC00 | 452 | #define FPDCTL 0xFC00 |
| 453 | #define SSC_POWER_DOWN 0x01 | ||
| 454 | #define SD_OC_POWER_DOWN 0x02 | ||
| 455 | #define ALL_POWER_DOWN 0x07 | ||
| 456 | #define OC_POWER_DOWN 0x06 | ||
| 615 | #define PDINFO 0xFC01 | 457 | #define PDINFO 0xFC01 |
| 616 | 458 | ||
| 617 | #define CLK_CTL 0xFC02 | 459 | #define CLK_CTL 0xFC02 |
| 460 | #define CHANGE_CLK 0x01 | ||
| 461 | #define CLK_LOW_FREQ 0x01 | ||
| 462 | |||
| 618 | #define CLK_DIV 0xFC03 | 463 | #define CLK_DIV 0xFC03 |
| 464 | #define CLK_DIV_1 0x01 | ||
| 465 | #define CLK_DIV_2 0x02 | ||
| 466 | #define CLK_DIV_4 0x03 | ||
| 467 | #define CLK_DIV_8 0x04 | ||
| 619 | #define CLK_SEL 0xFC04 | 468 | #define CLK_SEL 0xFC04 |
| 620 | 469 | ||
| 621 | #define SSC_DIV_N_0 0xFC0F | 470 | #define SSC_DIV_N_0 0xFC0F |
| 622 | #define SSC_DIV_N_1 0xFC10 | 471 | #define SSC_DIV_N_1 0xFC10 |
| 623 | #define SSC_CTL1 0xFC11 | 472 | #define SSC_CTL1 0xFC11 |
| 473 | #define SSC_RSTB 0x80 | ||
| 474 | #define SSC_8X_EN 0x40 | ||
| 475 | #define SSC_FIX_FRAC 0x20 | ||
| 476 | #define SSC_SEL_1M 0x00 | ||
| 477 | #define SSC_SEL_2M 0x08 | ||
| 478 | #define SSC_SEL_4M 0x10 | ||
| 479 | #define SSC_SEL_8M 0x18 | ||
| 624 | #define SSC_CTL2 0xFC12 | 480 | #define SSC_CTL2 0xFC12 |
| 625 | 481 | #define SSC_DEPTH_MASK 0x07 | |
| 482 | #define SSC_DEPTH_DISALBE 0x00 | ||
| 483 | #define SSC_DEPTH_4M 0x01 | ||
| 484 | #define SSC_DEPTH_2M 0x02 | ||
| 485 | #define SSC_DEPTH_1M 0x03 | ||
| 486 | #define SSC_DEPTH_500K 0x04 | ||
| 487 | #define SSC_DEPTH_250K 0x05 | ||
| 626 | #define RCCTL 0xFC14 | 488 | #define RCCTL 0xFC14 |
| 627 | 489 | ||
| 628 | #define FPGA_PULL_CTL 0xFC1D | 490 | #define FPGA_PULL_CTL 0xFC1D |
| @@ -630,6 +492,24 @@ | |||
| 630 | #define GPIO_CTL 0xFC1F | 492 | #define GPIO_CTL 0xFC1F |
| 631 | 493 | ||
| 632 | #define LDO_CTL 0xFC1E | 494 | #define LDO_CTL 0xFC1E |
| 495 | #define BPP_ASIC_1V7 0x00 | ||
| 496 | #define BPP_ASIC_1V8 0x01 | ||
| 497 | #define BPP_ASIC_1V9 0x02 | ||
| 498 | #define BPP_ASIC_2V0 0x03 | ||
| 499 | #define BPP_ASIC_2V7 0x04 | ||
| 500 | #define BPP_ASIC_2V8 0x05 | ||
| 501 | #define BPP_ASIC_3V2 0x06 | ||
| 502 | #define BPP_ASIC_3V3 0x07 | ||
| 503 | #define BPP_REG_TUNED18 0x07 | ||
| 504 | #define BPP_TUNED18_SHIFT_8402 5 | ||
| 505 | #define BPP_TUNED18_SHIFT_8411 4 | ||
| 506 | #define BPP_PAD_MASK 0x04 | ||
| 507 | #define BPP_PAD_3V3 0x04 | ||
| 508 | #define BPP_PAD_1V8 0x00 | ||
| 509 | #define BPP_LDO_POWB 0x03 | ||
| 510 | #define BPP_LDO_ON 0x00 | ||
| 511 | #define BPP_LDO_SUSPEND 0x02 | ||
| 512 | #define BPP_LDO_OFF 0x03 | ||
| 633 | #define SYS_VER 0xFC32 | 513 | #define SYS_VER 0xFC32 |
| 634 | 514 | ||
| 635 | #define CARD_PULL_CTL1 0xFD60 | 515 | #define CARD_PULL_CTL1 0xFD60 |
| @@ -642,6 +522,10 @@ | |||
| 642 | /* PCI Express Related Registers */ | 522 | /* PCI Express Related Registers */ |
| 643 | #define IRQEN0 0xFE20 | 523 | #define IRQEN0 0xFE20 |
| 644 | #define IRQSTAT0 0xFE21 | 524 | #define IRQSTAT0 0xFE21 |
| 525 | #define DMA_DONE_INT 0x80 | ||
| 526 | #define SUSPEND_INT 0x40 | ||
| 527 | #define LINK_RDY_INT 0x20 | ||
| 528 | #define LINK_DOWN_INT 0x10 | ||
| 645 | #define IRQEN1 0xFE22 | 529 | #define IRQEN1 0xFE22 |
| 646 | #define IRQSTAT1 0xFE23 | 530 | #define IRQSTAT1 0xFE23 |
| 647 | #define TLPRIEN 0xFE24 | 531 | #define TLPRIEN 0xFE24 |
| @@ -653,6 +537,16 @@ | |||
| 653 | #define DMATC2 0xFE2A | 537 | #define DMATC2 0xFE2A |
| 654 | #define DMATC3 0xFE2B | 538 | #define DMATC3 0xFE2B |
| 655 | #define DMACTL 0xFE2C | 539 | #define DMACTL 0xFE2C |
| 540 | #define DMA_RST 0x80 | ||
| 541 | #define DMA_BUSY 0x04 | ||
| 542 | #define DMA_DIR_TO_CARD 0x00 | ||
| 543 | #define DMA_DIR_FROM_CARD 0x02 | ||
| 544 | #define DMA_EN 0x01 | ||
| 545 | #define DMA_128 (0 << 4) | ||
| 546 | #define DMA_256 (1 << 4) | ||
| 547 | #define DMA_512 (2 << 4) | ||
| 548 | #define DMA_1024 (3 << 4) | ||
| 549 | #define DMA_PACK_SIZE_MASK 0x30 | ||
| 656 | #define BCTL 0xFE2D | 550 | #define BCTL 0xFE2D |
| 657 | #define RBBC0 0xFE2E | 551 | #define RBBC0 0xFE2E |
| 658 | #define RBBC1 0xFE2F | 552 | #define RBBC1 0xFE2F |
| @@ -693,11 +587,19 @@ | |||
| 693 | #define RESET_LOAD_REG 0xFE5E | 587 | #define RESET_LOAD_REG 0xFE5E |
| 694 | #define EFUSE_CONTENT 0xFE5F | 588 | #define EFUSE_CONTENT 0xFE5F |
| 695 | #define HOST_SLEEP_STATE 0xFE60 | 589 | #define HOST_SLEEP_STATE 0xFE60 |
| 590 | #define HOST_ENTER_S1 1 | ||
| 591 | #define HOST_ENTER_S3 2 | ||
| 592 | |||
| 696 | #define SDIO_CFG 0xFE70 | 593 | #define SDIO_CFG 0xFE70 |
| 697 | 594 | ||
| 698 | #define NFTS_TX_CTRL 0xFE72 | 595 | #define NFTS_TX_CTRL 0xFE72 |
| 699 | 596 | ||
| 700 | #define PWR_GATE_CTRL 0xFE75 | 597 | #define PWR_GATE_CTRL 0xFE75 |
| 598 | #define PWR_GATE_EN 0x01 | ||
| 599 | #define LDO3318_PWR_MASK 0x06 | ||
| 600 | #define LDO_ON 0x00 | ||
| 601 | #define LDO_SUSPEND 0x04 | ||
| 602 | #define LDO_OFF 0x06 | ||
| 701 | #define PWD_SUSPEND_EN 0xFE76 | 603 | #define PWD_SUSPEND_EN 0xFE76 |
| 702 | #define LDO_PWR_SEL 0xFE78 | 604 | #define LDO_PWR_SEL 0xFE78 |
| 703 | 605 | ||