aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChanwoo Choi <cw00.choi@samsung.com>2015-07-24 00:17:25 -0400
committerMyungJoo Ham <myungjoo.ham@samsung.com>2015-08-03 01:33:52 -0400
commita622789aeebdeaa52d68bbc3930edbc3e820b54a (patch)
tree0e6f91877982eabed4283e64e022e7e53d94b77e
parent3d87b02281a2ec977108ad90ce502e721b447301 (diff)
PM / devfreq: exynos-ppmu: Update documentation to support PPMUv2
This patch updates the documentation to include the information of PPMUv2. The PPMUv2 is used for Exynos5433 and Exynos7420 to monitor the performance of each IP in Exynos SoC. Cc: MyungJoo Ham <myungjoo.ham@samsung.com> Cc: Kyungmin Park <kyungmin.park@samsung.com> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
-rw-r--r--Documentation/devicetree/bindings/devfreq/event/exynos-ppmu.txt42
1 files changed, 40 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/devfreq/event/exynos-ppmu.txt b/Documentation/devicetree/bindings/devfreq/event/exynos-ppmu.txt
index aed486692880..3e36c1d11386 100644
--- a/Documentation/devicetree/bindings/devfreq/event/exynos-ppmu.txt
+++ b/Documentation/devicetree/bindings/devfreq/event/exynos-ppmu.txt
@@ -11,14 +11,14 @@ to various devfreq devices. The devfreq devices would use the event data when
11derterming the current state of each IP. 11derterming the current state of each IP.
12 12
13Required properties: 13Required properties:
14- compatible: Should be "samsung,exynos-ppmu". 14- compatible: Should be "samsung,exynos-ppmu" or "samsung,exynos-ppmu-v2.
15- reg: physical base address of each PPMU and length of memory mapped region. 15- reg: physical base address of each PPMU and length of memory mapped region.
16 16
17Optional properties: 17Optional properties:
18- clock-names : the name of clock used by the PPMU, "ppmu" 18- clock-names : the name of clock used by the PPMU, "ppmu"
19- clocks : phandles for clock specified in "clock-names" property 19- clocks : phandles for clock specified in "clock-names" property
20 20
21Example1 : PPMU nodes in exynos3250.dtsi are listed below. 21Example1 : PPMUv1 nodes in exynos3250.dtsi are listed below.
22 22
23 ppmu_dmc0: ppmu_dmc0@106a0000 { 23 ppmu_dmc0: ppmu_dmc0@106a0000 {
24 compatible = "samsung,exynos-ppmu"; 24 compatible = "samsung,exynos-ppmu";
@@ -107,3 +107,41 @@ Example2 : Events of each PPMU node in exynos3250-rinato.dts are listed below.
107 }; 107 };
108 }; 108 };
109 }; 109 };
110
111Example3 : PPMUv2 nodes in exynos5433.dtsi are listed below.
112
113 ppmu_d0_cpu: ppmu_d0_cpu@10480000 {
114 compatible = "samsung,exynos-ppmu-v2";
115 reg = <0x10480000 0x2000>;
116 status = "disabled";
117 };
118
119 ppmu_d0_general: ppmu_d0_general@10490000 {
120 compatible = "samsung,exynos-ppmu-v2";
121 reg = <0x10490000 0x2000>;
122 status = "disabled";
123 };
124
125 ppmu_d0_rt: ppmu_d0_rt@104a0000 {
126 compatible = "samsung,exynos-ppmu-v2";
127 reg = <0x104a0000 0x2000>;
128 status = "disabled";
129 };
130
131 ppmu_d1_cpu: ppmu_d1_cpu@104b0000 {
132 compatible = "samsung,exynos-ppmu-v2";
133 reg = <0x104b0000 0x2000>;
134 status = "disabled";
135 };
136
137 ppmu_d1_general: ppmu_d1_general@104c0000 {
138 compatible = "samsung,exynos-ppmu-v2";
139 reg = <0x104c0000 0x2000>;
140 status = "disabled";
141 };
142
143 ppmu_d1_rt: ppmu_d1_rt@104d0000 {
144 compatible = "samsung,exynos-ppmu-v2";
145 reg = <0x104d0000 0x2000>;
146 status = "disabled";
147 };