aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMatt Porter <mporter@linaro.org>2014-03-12 10:07:17 -0400
committerMatt Porter <mporter@linaro.org>2014-03-14 12:22:38 -0400
commita51b4c0199fd493187e25712c8c3096c3a49c787 (patch)
treef1e9fbd733ba67d70e0c717516babf76f56dc5dc
parent2eba905e860f8aed5f2743b45259bb2e92548a55 (diff)
ARM: dts: add bcm590xx pmu support and enable for bcm28155-ap
Add a dtsi to support the BCM590xx PMUs used by the BCM281xx family of SoCs. Enable regulators for use with the dwc2 and sdhci on bcm28155-ap. Signed-off-by: Tim Kryger <tim.kryger@linaro.org> Signed-off-by: Matt Porter <mporter@linaro.org> Reviewed-by: Markus Mayer <markus.mayer@linaro.org>
-rw-r--r--arch/arm/boot/dts/bcm28155-ap.dts47
-rw-r--r--arch/arm/boot/dts/bcm59056.dtsi74
2 files changed, 120 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/bcm28155-ap.dts b/arch/arm/boot/dts/bcm28155-ap.dts
index 3604554e752c..4461ffb7bcad 100644
--- a/arch/arm/boot/dts/bcm28155-ap.dts
+++ b/arch/arm/boot/dts/bcm28155-ap.dts
@@ -46,22 +46,32 @@
46 46
47 i2c@3500d000 { 47 i2c@3500d000 {
48 status="okay"; 48 status="okay";
49 clock-frequency = <400000>; 49 clock-frequency = <100000>;
50
51 pmu: pmu@8 {
52 reg = <0x08>;
53 };
50 }; 54 };
51 55
52 sdio2: sdio@3f190000 { 56 sdio2: sdio@3f190000 {
53 non-removable; 57 non-removable;
54 max-frequency = <48000000>; 58 max-frequency = <48000000>;
59 vmmc-supply = <&camldo1_reg>;
60 vqmmc-supply = <&iosr1_reg>;
55 status = "okay"; 61 status = "okay";
56 }; 62 };
57 63
58 sdio4: sdio@3f1b0000 { 64 sdio4: sdio@3f1b0000 {
59 max-frequency = <48000000>; 65 max-frequency = <48000000>;
60 cd-gpios = <&gpio 14 GPIO_ACTIVE_LOW>; 66 cd-gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
67 vmmc-supply = <&sdldo_reg>;
68 vqmmc-supply = <&sdxldo_reg>;
61 status = "okay"; 69 status = "okay";
62 }; 70 };
63 71
64 usbotg: usb@3f120000 { 72 usbotg: usb@3f120000 {
73 vusb_d-supply = <&usbldo_reg>;
74 vusb_a-supply = <&iosr1_reg>;
65 status = "okay"; 75 status = "okay";
66 }; 76 };
67 77
@@ -69,3 +79,38 @@
69 status = "okay"; 79 status = "okay";
70 }; 80 };
71}; 81};
82
83#include "bcm59056.dtsi"
84
85&pmu {
86 compatible = "brcm,bcm59056";
87 interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
88 regulators {
89 camldo1_reg: camldo1 {
90 regulator-min-microvolt = <3300000>;
91 regulator-max-microvolt = <3300000>;
92 };
93
94 sdldo_reg: sdldo {
95 regulator-min-microvolt = <3000000>;
96 regulator-max-microvolt = <3000000>;
97 };
98
99 sdxldo_reg: sdxldo {
100 regulator-min-microvolt = <2700000>;
101 regulator-max-microvolt = <3300000>;
102 };
103
104 usbldo_reg: usbldo {
105 regulator-min-microvolt = <3300000>;
106 regulator-max-microvolt = <3300000>;
107 regulator-always-on;
108 };
109
110 iosr1_reg: iosr1 {
111 regulator-min-microvolt = <1800000>;
112 regulator-max-microvolt = <1800000>;
113 regulator-always-on;
114 };
115 };
116};
diff --git a/arch/arm/boot/dts/bcm59056.dtsi b/arch/arm/boot/dts/bcm59056.dtsi
new file mode 100644
index 000000000000..dfadaaa89b05
--- /dev/null
+++ b/arch/arm/boot/dts/bcm59056.dtsi
@@ -0,0 +1,74 @@
1/*
2* Copyright 2014 Linaro Limited
3* Author: Matt Porter <mporter@linaro.org>
4*
5* This program is free software; you can redistribute it and/or modify it
6* under the terms of the GNU General Public License as published by the
7* Free Software Foundation; either version 2 of the License, or (at your
8* option) any later version.
9*/
10
11&pmu {
12 compatible = "brcm,bcm59056";
13 regulators {
14 rfldo_reg: rfldo {
15 };
16
17 camldo1_reg: camldo1 {
18 };
19
20 camldo2_reg: camldo2 {
21 };
22
23 simldo1_reg: simldo1 {
24 };
25
26 simldo2_reg: simldo2 {
27 };
28
29 sdldo_reg: sdldo {
30 };
31
32 sdxldo_reg: sdxldo {
33 };
34
35 mmcldo1_reg: mmcldo1 {
36 };
37
38 mmcldo2_reg: mmcldo2 {
39 };
40
41 audldo_reg: audldo {
42 };
43
44 micldo_reg: micldo {
45 };
46
47 usbldo_reg: usbldo {
48 };
49
50 vibldo_reg: vibldo {
51 };
52
53 csr_reg: csr {
54 };
55
56 iosr1_reg: iosr1 {
57 };
58
59 iosr2_reg: iosr2 {
60 };
61
62 msr_reg: msr {
63 };
64
65 sdsr1_reg: sdsr1 {
66 };
67
68 sdsr2_reg: sdsr2 {
69 };
70
71 vsr_reg: vsr {
72 };
73 };
74};