aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMark Brown <broonie@linaro.org>2013-09-23 15:07:12 -0400
committerMark Brown <broonie@linaro.org>2013-09-24 14:32:54 -0400
commita16bbe4d685c1465b98d3fabdb95310eafcd383e (patch)
treeb498bb6807f112aec47cd677ec8d908bcc86e75c
parentc9f3de41b93ae61da4cd10611e446a4b916245d2 (diff)
ASoC: tlv320aic3x: Remove nonsense comment for register cache
Every statement in this comment is incorrect either through bitrot or (mostly) through never having corresponded to reality in the first place. Signed-off-by: Mark Brown <broonie@linaro.org>
-rw-r--r--sound/soc/codecs/tlv320aic3x.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/sound/soc/codecs/tlv320aic3x.c b/sound/soc/codecs/tlv320aic3x.c
index 6e3f269243e0..3abbff3fe888 100644
--- a/sound/soc/codecs/tlv320aic3x.c
+++ b/sound/soc/codecs/tlv320aic3x.c
@@ -90,12 +90,6 @@ struct aic3x_priv {
90 enum aic3x_micbias_voltage micbias_vg; 90 enum aic3x_micbias_voltage micbias_vg;
91}; 91};
92 92
93/*
94 * AIC3X register cache
95 * We can't read the AIC3X register space when we are
96 * using 2 wire for device control, so we cache them instead.
97 * There is no point in caching the reset register
98 */
99static const u8 aic3x_reg[AIC3X_CACHEREGNUM] = { 93static const u8 aic3x_reg[AIC3X_CACHEREGNUM] = {
100 0x00, 0x00, 0x00, 0x10, /* 0 */ 94 0x00, 0x00, 0x00, 0x10, /* 0 */
101 0x04, 0x00, 0x00, 0x00, /* 4 */ 95 0x04, 0x00, 0x00, 0x00, /* 4 */