aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNiklas Cassel <niklas.cassel@axis.com>2018-02-22 10:22:47 -0500
committerLinus Walleij <linus.walleij@linaro.org>2018-03-02 02:40:31 -0500
commit928af2247785f7a1aec21e82a3ceba7c0c85f593 (patch)
tree91b821e3033559039bd86407031b473eacfd8859
parent7e065fb9ccce89fe667fdbd9a177eaec59a359fc (diff)
pinctrl: artpec6: dt: add smaller groups for uarts
Add group configuration for uarts that are cut down variants, the standard being full, i.e. all signals, flow control, i.e. rx/tx and cts/rts, and rx/tx only. This allows us to be more precise in which pins we're actually using. Unfortunately the existing naming scheme leaves things to be desired, e.g. uart3grp0 means RX/TX and CTS/RTS, yet uart0grp0 means all pins. Since the exising suffixes have different meaning for different uarts, and the fact that we cannot change the name of existing groups, makes it hard to use a descriptive name for the newly added groups. Signed-off-by: Niklas Cassel <niklas.cassel@axis.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
-rw-r--r--Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt15
1 files changed, 8 insertions, 7 deletions
diff --git a/Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt
index c3f9826692bc..678f5097058e 100644
--- a/Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt
+++ b/Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt
@@ -19,8 +19,9 @@ Required subnode-properties:
19 Available functions and groups (function: group0, group1...): 19 Available functions and groups (function: group0, group1...):
20 gpio: cpuclkoutgrp0, udlclkoutgrp0, i2c1grp0, i2c2grp0, 20 gpio: cpuclkoutgrp0, udlclkoutgrp0, i2c1grp0, i2c2grp0,
21 i2c3grp0, i2s0grp0, i2s1grp0, i2srefclkgrp0, spi0grp0, 21 i2c3grp0, i2s0grp0, i2s1grp0, i2srefclkgrp0, spi0grp0,
22 spi1grp0, pciedebuggrp0, uart0grp0, uart0grp1, uart1grp0, 22 spi1grp0, pciedebuggrp0, uart0grp0, uart0grp1, uart0grp2,
23 uart2grp0, uart2grp1, uart3grp0, uart4grp0, uart5grp0, 23 uart1grp0, uart1grp1, uart2grp0, uart2grp1, uart2grp2,
24 uart3grp0, uart4grp0, uart4grp1, uart5grp0, uart5grp1,
24 uart5nocts 25 uart5nocts
25 cpuclkout: cpuclkoutgrp0 26 cpuclkout: cpuclkoutgrp0
26 udlclkout: udlclkoutgrp0 27 udlclkout: udlclkoutgrp0
@@ -33,12 +34,12 @@ Required subnode-properties:
33 spi0: spi0grp0 34 spi0: spi0grp0
34 spi1: spi1grp0 35 spi1: spi1grp0
35 pciedebug: pciedebuggrp0 36 pciedebug: pciedebuggrp0
36 uart0: uart0grp0, uart0grp1 37 uart0: uart0grp0, uart0grp1, uart0grp2
37 uart1: uart1grp0 38 uart1: uart1grp0, uart1grp1
38 uart2: uart2grp0, uart2grp1 39 uart2: uart2grp0, uart2grp1, uart2grp2
39 uart3: uart3grp0 40 uart3: uart3grp0
40 uart4: uart4grp0 41 uart4: uart4grp0, uart4grp1
41 uart5: uart5grp0, uart5nocts 42 uart5: uart5grp0, uart5grp1, uart5nocts
42 nand: nandgrp0 43 nand: nandgrp0
43 sdio0: sdio0grp0 44 sdio0: sdio0grp0
44 sdio1: sdio1grp0 45 sdio1: sdio1grp0