aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorColin Ian King <colin.king@canonical.com>2019-04-16 07:56:16 -0400
committerStephen Boyd <sboyd@kernel.org>2019-04-18 17:53:23 -0400
commit7fbb639aea353832046a72ad3201510cada27f9a (patch)
tree6ffee02a582f4bfea82f57cdaddadc8db4946dbd
parentc942081c87dd532397d796b5c0196e95d5d45092 (diff)
clk: mvebu: fix spelling mistake "gatable" -> "gateable"
There are a few spelling mistakes in comments and a pr_err error message. Fix these. Signed-off-by: Colin Ian King <colin.king@canonical.com> Reviewed-by: Mukesh Ojha <mojha@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
-rw-r--r--drivers/clk/mvebu/common.c2
-rw-r--r--drivers/clk/mvebu/cp110-system-controller.c4
2 files changed, 3 insertions, 3 deletions
diff --git a/drivers/clk/mvebu/common.c b/drivers/clk/mvebu/common.c
index 6ab3c2e627c7..785dbede4835 100644
--- a/drivers/clk/mvebu/common.c
+++ b/drivers/clk/mvebu/common.c
@@ -240,7 +240,7 @@ void __init mvebu_clk_gating_setup(struct device_node *np,
240 int n; 240 int n;
241 241
242 if (ctrl) { 242 if (ctrl) {
243 pr_err("mvebu-clk-gating: cannot instantiate more than one gatable clock device\n"); 243 pr_err("mvebu-clk-gating: cannot instantiate more than one gateable clock device\n");
244 return; 244 return;
245 } 245 }
246 246
diff --git a/drivers/clk/mvebu/cp110-system-controller.c b/drivers/clk/mvebu/cp110-system-controller.c
index 9235a331b588..b6de283f45e3 100644
--- a/drivers/clk/mvebu/cp110-system-controller.c
+++ b/drivers/clk/mvebu/cp110-system-controller.c
@@ -21,7 +21,7 @@
21 * - Equal to SDIO clock 21 * - Equal to SDIO clock
22 * - 2/5 PLL0 22 * - 2/5 PLL0
23 * 23 *
24 * CP110 has 32 gatable clocks, for the various peripherals in the IP. 24 * CP110 has 32 gateable clocks, for the various peripherals in the IP.
25 */ 25 */
26 26
27#define pr_fmt(fmt) "cp110-system-controller: " fmt 27#define pr_fmt(fmt) "cp110-system-controller: " fmt
@@ -57,7 +57,7 @@ enum {
57#define CP110_CORE_NAND 4 57#define CP110_CORE_NAND 4
58#define CP110_CORE_SDIO 5 58#define CP110_CORE_SDIO 5
59 59
60/* A number of gatable clocks need special handling */ 60/* A number of gateable clocks need special handling */
61#define CP110_GATE_AUDIO 0 61#define CP110_GATE_AUDIO 0
62#define CP110_GATE_COMM_UNIT 1 62#define CP110_GATE_COMM_UNIT 1
63#define CP110_GATE_NAND 2 63#define CP110_GATE_NAND 2