aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlexey Brodkin <Alexey.Brodkin@synopsys.com>2016-05-16 05:57:43 -0400
committerVineet Gupta <vgupta@synopsys.com>2016-05-18 01:20:18 -0400
commit776d7f1694a7d678291354a05f0243965708306a (patch)
treea7a4f9fcb3610e5451041d52657bc909c0b71872
parent445a64214285073ebc02af633a8a149e1522b7cb (diff)
arc: axs103_smp: Fix CPU frequency to 100MHz for dual-core
The most recent release of AXS103 [v1.1] is proven to work at 100 MHz in dual-core mode so this change uses mentioned feature. For that we: * Update axc003_idu.dtsi with mention of really-used CPU clock freq * Remove clock override in AXS platform code for dual-core HW Note we're still leaving a hack for clock "downgrade" on early boot for quad-core hardware. Also note this change will break functionality of AXS103 v1.0 hardware. That means all users of AXS103 __must__ upgrade their boards with the most recent firmware. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com> Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
-rw-r--r--arch/arc/boot/dts/axc003_idu.dtsi2
-rw-r--r--arch/arc/plat-axs10x/axs10x.c2
2 files changed, 1 insertions, 3 deletions
diff --git a/arch/arc/boot/dts/axc003_idu.dtsi b/arch/arc/boot/dts/axc003_idu.dtsi
index 8955881db794..ed1674b16e82 100644
--- a/arch/arc/boot/dts/axc003_idu.dtsi
+++ b/arch/arc/boot/dts/axc003_idu.dtsi
@@ -28,7 +28,7 @@
28 core_clk: core_clk { 28 core_clk: core_clk {
29 #clock-cells = <0>; 29 #clock-cells = <0>;
30 compatible = "fixed-clock"; 30 compatible = "fixed-clock";
31 clock-frequency = <90000000>; 31 clock-frequency = <100000000>;
32 }; 32 };
33 33
34 core_intc: archs-intc@cpu { 34 core_intc: archs-intc@cpu {
diff --git a/arch/arc/plat-axs10x/axs10x.c b/arch/arc/plat-axs10x/axs10x.c
index 9701c93f315d..86548701023c 100644
--- a/arch/arc/plat-axs10x/axs10x.c
+++ b/arch/arc/plat-axs10x/axs10x.c
@@ -410,8 +410,6 @@ static void __init axs103_early_init(void)
410 unsigned int num_cores = (read_aux_reg(ARC_REG_MCIP_BCR) >> 16) & 0x3F; 410 unsigned int num_cores = (read_aux_reg(ARC_REG_MCIP_BCR) >> 16) & 0x3F;
411 if (num_cores > 2) 411 if (num_cores > 2)
412 freq = 50; 412 freq = 50;
413 else if (num_cores == 2)
414 freq = 75;
415#endif 413#endif
416 414
417 switch (freq) { 415 switch (freq) {