aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAnson Huang <Anson.Huang@nxp.com>2018-01-24 09:31:21 -0500
committerShawn Guo <shawnguo@kernel.org>2018-02-21 22:49:53 -0500
commit756a08c360ee68d33c7c5ac6f3dba3264e5529b7 (patch)
treef6cc58048391f2528b7e19b0d8938edf7d73a4a0
parent7928b2cbe55b2a410a0f5c1f154610059c57b1b2 (diff)
clk: imx: imx6sx: update cko mux options
According to latest reference manual (Rev.2, 9/2017), previous CKO1/2's mux options are incorrect, update them. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
-rw-r--r--drivers/clk/imx/clk-imx6sx.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/drivers/clk/imx/clk-imx6sx.c b/drivers/clk/imx/clk-imx6sx.c
index e6d389e333d7..bc3f9ebf2d9e 100644
--- a/drivers/clk/imx/clk-imx6sx.c
+++ b/drivers/clk/imx/clk-imx6sx.c
@@ -63,17 +63,17 @@ static const char *lcdif2_sels[] = { "lcdif2_podf", "ipp_di0", "ipp_di1", "ldb_d
63static const char *display_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll3_usb_otg", "pll3_pfd1_540m", }; 63static const char *display_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll3_usb_otg", "pll3_pfd1_540m", };
64static const char *csi_sels[] = { "osc", "pll2_pfd2_396m", "pll3_120m", "pll3_pfd1_540m", }; 64static const char *csi_sels[] = { "osc", "pll2_pfd2_396m", "pll3_120m", "pll3_pfd1_540m", };
65static const char *cko1_sels[] = { 65static const char *cko1_sels[] = {
66 "pll3_usb_otg", "pll2_bus", "pll1_sys", "pll5_video_div", 66 "dummy", "dummy", "dummy", "dummy",
67 "dummy", "ocram", "dummy", "pxp_axi", "epdc_axi", "lcdif_pix", 67 "vadc", "ocram", "qspi2", "m4", "enet_ahb", "lcdif2_pix",
68 "epdc_pix", "ahb", "ipg", "perclk", "ckil", "pll4_audio_div", 68 "lcdif1_pix", "ahb", "ipg", "perclk", "ckil", "pll4_audio_div",
69}; 69};
70static const char *cko2_sels[] = { 70static const char *cko2_sels[] = {
71 "dummy", "mmdc_p0_fast", "usdhc4", "usdhc1", "dummy", "wrck", 71 "dummy", "mmdc_p0_fast", "usdhc4", "usdhc1", "dummy", "wrck",
72 "ecspi_root", "dummy", "usdhc3", "pcie", "arm", "csi_core", 72 "ecspi_root", "dummy", "usdhc3", "pcie", "arm", "csi_core",
73 "lcdif_axi", "dummy", "osc", "dummy", "gpu2d_ovg_core", 73 "display_axi", "dummy", "osc", "dummy", "dummy",
74 "usdhc2", "ssi1", "ssi2", "ssi3", "gpu2d_core", "dummy", 74 "usdhc2", "ssi1", "ssi2", "ssi3", "gpu_axi_podf", "dummy",
75 "dummy", "dummy", "dummy", "esai_extal", "eim_slow", "uart_serial", 75 "can_podf", "lvds1_out", "qspi1", "esai_extal", "eim_slow",
76 "spdif", "asrc", "dummy", 76 "uart_serial", "spdif", "audio", "dummy",
77}; 77};
78static const char *cko_sels[] = { "cko1", "cko2", }; 78static const char *cko_sels[] = { "cko1", "cko2", };
79static const char *lvds_sels[] = { 79static const char *lvds_sels[] = {