aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorIcenowy Zheng <icenowy@aosc.io>2017-04-17 07:57:38 -0400
committerLee Jones <lee.jones@linaro.org>2017-04-27 06:54:47 -0400
commit7366709c5ab72841bd6f74b0cf3fab5ca368ac23 (patch)
treeb6804908af7913d47b4fb7a674fe10a40ee740ee
parentdb43b8d04d7a9fa0ac18db6de2c4741dcefbcc0b (diff)
dt-bindings: Make AXP20X compatible strings one per line
In the binding documentation of AXP20X mfd, the compatible strings used to be listed for three per line, which leads to some mess when trying to add AXP803 compatible string (as we have already AXP806 and AXP809 compatibles, which is after AXP803 in ascending order). Make the compatible strings one per line, so that inserting a new compatible string will be directly a new line. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Lee Jones <lee.jones@linaro.org>
-rw-r--r--Documentation/devicetree/bindings/mfd/axp20x.txt11
1 files changed, 8 insertions, 3 deletions
diff --git a/Documentation/devicetree/bindings/mfd/axp20x.txt b/Documentation/devicetree/bindings/mfd/axp20x.txt
index b41d2601c6ba..a3e813f6060a 100644
--- a/Documentation/devicetree/bindings/mfd/axp20x.txt
+++ b/Documentation/devicetree/bindings/mfd/axp20x.txt
@@ -9,9 +9,14 @@ axp223 (X-Powers)
9axp809 (X-Powers) 9axp809 (X-Powers)
10 10
11Required properties: 11Required properties:
12- compatible: "x-powers,axp152", "x-powers,axp202", "x-powers,axp209", 12- compatible: should be one of:
13 "x-powers,axp221", "x-powers,axp223", "x-powers,axp806", 13 * "x-powers,axp152"
14 "x-powers,axp809" 14 * "x-powers,axp202"
15 * "x-powers,axp209"
16 * "x-powers,axp221"
17 * "x-powers,axp223"
18 * "x-powers,axp806"
19 * "x-powers,axp809"
15- reg: The I2C slave address or RSB hardware address for the AXP chip 20- reg: The I2C slave address or RSB hardware address for the AXP chip
16- interrupt-parent: The parent interrupt controller 21- interrupt-parent: The parent interrupt controller
17- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin 22- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin