aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>2017-11-17 17:58:56 -0500
committerKevin Hilman <khilman@baylibre.com>2017-12-06 20:04:03 -0500
commit6ca77502050eff3aaa311e77b62b917219fe597d (patch)
treea27ed9507d2aac35e568a298be3952de9c53f793
parentb9b9db02018d5eddb06cf5e0fed9f70bd07b5900 (diff)
ARM: dts: meson8: use stable UART bindings with correct gate clock
Switch to the stable UART bindings and add the correct gate clocks to the non-AO UART nodes. This fixes the non-AO UARTs if the bootloader didn't un-gate the clocks. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Acked-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
-rw-r--r--arch/arm/boot/dts/meson8.dtsi16
1 files changed, 12 insertions, 4 deletions
diff --git a/arch/arm/boot/dts/meson8.dtsi b/arch/arm/boot/dts/meson8.dtsi
index b962e11263e7..8b4f5b367590 100644
--- a/arch/arm/boot/dts/meson8.dtsi
+++ b/arch/arm/boot/dts/meson8.dtsi
@@ -339,19 +339,27 @@
339}; 339};
340 340
341&uart_AO { 341&uart_AO {
342 clocks = <&clkc CLKID_CLK81>; 342 compatible = "amlogic,meson8-uart", "amlogic,meson-uart";
343 clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_XTAL>, <&clkc CLKID_CLK81>;
344 clock-names = "baud", "xtal", "pclk";
343}; 345};
344 346
345&uart_A { 347&uart_A {
346 clocks = <&clkc CLKID_CLK81>; 348 compatible = "amlogic,meson8-uart", "amlogic,meson-uart";
349 clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_XTAL>, <&clkc CLKID_UART0>;
350 clock-names = "baud", "xtal", "pclk";
347}; 351};
348 352
349&uart_B { 353&uart_B {
350 clocks = <&clkc CLKID_CLK81>; 354 compatible = "amlogic,meson8-uart", "amlogic,meson-uart";
355 clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_XTAL>, <&clkc CLKID_UART1>;
356 clock-names = "baud", "xtal", "pclk";
351}; 357};
352 358
353&uart_C { 359&uart_C {
354 clocks = <&clkc CLKID_CLK81>; 360 compatible = "amlogic,meson8-uart", "amlogic,meson-uart";
361 clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_XTAL>, <&clkc CLKID_UART2>;
362 clock-names = "baud", "xtal", "pclk";
355}; 363};
356 364
357&usb0 { 365&usb0 {