aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorOlof Johansson <olof@lixom.net>2017-11-29 20:55:13 -0500
committerPalmer Dabbelt <palmer@sifive.com>2017-11-30 13:01:10 -0500
commit5e6f82b0fe7b7b4a204efeb0817fb8b0a2bc0373 (patch)
treebd78cace78954860c16b2407b3736d7a3472b87f
parent5ddf755e4439833847a21bd5e2dc82d686679911 (diff)
RISC-V: use RISCV_{INT,SHORT} instead of {INT,SHORT} for asm macros
INT and SHORT are used by some drivers that pull in the include files, so prefixing helps avoid namespace conflicts. Other constructs in the same file already uses this. Fixes, among others, these warnings with allmodconfig: ../sound/core/pcm_misc.c:43:0: warning: "INT" redefined #define INT __force int Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
-rw-r--r--arch/riscv/include/asm/asm.h12
-rw-r--r--arch/riscv/include/asm/bug.h6
2 files changed, 9 insertions, 9 deletions
diff --git a/arch/riscv/include/asm/asm.h b/arch/riscv/include/asm/asm.h
index 6cbbb6a68d76..5ad4cb622bed 100644
--- a/arch/riscv/include/asm/asm.h
+++ b/arch/riscv/include/asm/asm.h
@@ -58,17 +58,17 @@
58#endif 58#endif
59 59
60#if (__SIZEOF_INT__ == 4) 60#if (__SIZEOF_INT__ == 4)
61#define INT __ASM_STR(.word) 61#define RISCV_INT __ASM_STR(.word)
62#define SZINT __ASM_STR(4) 62#define RISCV_SZINT __ASM_STR(4)
63#define LGINT __ASM_STR(2) 63#define RISCV_LGINT __ASM_STR(2)
64#else 64#else
65#error "Unexpected __SIZEOF_INT__" 65#error "Unexpected __SIZEOF_INT__"
66#endif 66#endif
67 67
68#if (__SIZEOF_SHORT__ == 2) 68#if (__SIZEOF_SHORT__ == 2)
69#define SHORT __ASM_STR(.half) 69#define RISCV_SHORT __ASM_STR(.half)
70#define SZSHORT __ASM_STR(2) 70#define RISCV_SZSHORT __ASM_STR(2)
71#define LGSHORT __ASM_STR(1) 71#define RISCV_LGSHORT __ASM_STR(1)
72#else 72#else
73#error "Unexpected __SIZEOF_SHORT__" 73#error "Unexpected __SIZEOF_SHORT__"
74#endif 74#endif
diff --git a/arch/riscv/include/asm/bug.h b/arch/riscv/include/asm/bug.h
index c3e13764a943..bfc7f099ab1f 100644
--- a/arch/riscv/include/asm/bug.h
+++ b/arch/riscv/include/asm/bug.h
@@ -27,8 +27,8 @@
27typedef u32 bug_insn_t; 27typedef u32 bug_insn_t;
28 28
29#ifdef CONFIG_GENERIC_BUG_RELATIVE_POINTERS 29#ifdef CONFIG_GENERIC_BUG_RELATIVE_POINTERS
30#define __BUG_ENTRY_ADDR INT " 1b - 2b" 30#define __BUG_ENTRY_ADDR RISCV_INT " 1b - 2b"
31#define __BUG_ENTRY_FILE INT " %0 - 2b" 31#define __BUG_ENTRY_FILE RISCV_INT " %0 - 2b"
32#else 32#else
33#define __BUG_ENTRY_ADDR RISCV_PTR " 1b" 33#define __BUG_ENTRY_ADDR RISCV_PTR " 1b"
34#define __BUG_ENTRY_FILE RISCV_PTR " %0" 34#define __BUG_ENTRY_FILE RISCV_PTR " %0"
@@ -38,7 +38,7 @@ typedef u32 bug_insn_t;
38#define __BUG_ENTRY \ 38#define __BUG_ENTRY \
39 __BUG_ENTRY_ADDR "\n\t" \ 39 __BUG_ENTRY_ADDR "\n\t" \
40 __BUG_ENTRY_FILE "\n\t" \ 40 __BUG_ENTRY_FILE "\n\t" \
41 SHORT " %1" 41 RISCV_SHORT " %1"
42#else 42#else
43#define __BUG_ENTRY \ 43#define __BUG_ENTRY \
44 __BUG_ENTRY_ADDR 44 __BUG_ENTRY_ADDR