aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorHelge Deller <deller@gmx.de>2019-05-10 14:47:11 -0400
committerHelge Deller <deller@gmx.de>2019-05-10 15:00:44 -0400
commit271c29a17fadd3eabbfe63f13bb49dfb6c9d872d (patch)
tree01ea084a2a9e9d6c6eae0041db9d11bf91c803ca
parent8d0e051cc75e2b1a7e2fd51fc56af332c9619618 (diff)
parisc: Use __ro_after_init in cache.c
Signed-off-by: Helge Deller <deller@gmx.de>
-rw-r--r--arch/parisc/kernel/cache.c16
1 files changed, 8 insertions, 8 deletions
diff --git a/arch/parisc/kernel/cache.c b/arch/parisc/kernel/cache.c
index 0338561968a4..a82b3eaa5398 100644
--- a/arch/parisc/kernel/cache.c
+++ b/arch/parisc/kernel/cache.c
@@ -29,9 +29,9 @@
29#include <asm/sections.h> 29#include <asm/sections.h>
30#include <asm/shmparam.h> 30#include <asm/shmparam.h>
31 31
32int split_tlb __read_mostly; 32int split_tlb __ro_after_init;
33int dcache_stride __read_mostly; 33int dcache_stride __ro_after_init;
34int icache_stride __read_mostly; 34int icache_stride __ro_after_init;
35EXPORT_SYMBOL(dcache_stride); 35EXPORT_SYMBOL(dcache_stride);
36 36
37void flush_dcache_page_asm(unsigned long phys_addr, unsigned long vaddr); 37void flush_dcache_page_asm(unsigned long phys_addr, unsigned long vaddr);
@@ -51,12 +51,12 @@ DEFINE_SPINLOCK(pa_tlb_flush_lock);
51DEFINE_SPINLOCK(pa_swapper_pg_lock); 51DEFINE_SPINLOCK(pa_swapper_pg_lock);
52 52
53#if defined(CONFIG_64BIT) && defined(CONFIG_SMP) 53#if defined(CONFIG_64BIT) && defined(CONFIG_SMP)
54int pa_serialize_tlb_flushes __read_mostly; 54int pa_serialize_tlb_flushes __ro_after_init;
55#endif 55#endif
56 56
57struct pdc_cache_info cache_info __read_mostly; 57struct pdc_cache_info cache_info __ro_after_init;
58#ifndef CONFIG_PA20 58#ifndef CONFIG_PA20
59static struct pdc_btlb_info btlb_info __read_mostly; 59static struct pdc_btlb_info btlb_info __ro_after_init;
60#endif 60#endif
61 61
62#ifdef CONFIG_SMP 62#ifdef CONFIG_SMP
@@ -381,10 +381,10 @@ EXPORT_SYMBOL(flush_data_cache_local);
381EXPORT_SYMBOL(flush_kernel_icache_range_asm); 381EXPORT_SYMBOL(flush_kernel_icache_range_asm);
382 382
383#define FLUSH_THRESHOLD 0x80000 /* 0.5MB */ 383#define FLUSH_THRESHOLD 0x80000 /* 0.5MB */
384static unsigned long parisc_cache_flush_threshold __read_mostly = FLUSH_THRESHOLD; 384static unsigned long parisc_cache_flush_threshold __ro_after_init = FLUSH_THRESHOLD;
385 385
386#define FLUSH_TLB_THRESHOLD (16*1024) /* 16 KiB minimum TLB threshold */ 386#define FLUSH_TLB_THRESHOLD (16*1024) /* 16 KiB minimum TLB threshold */
387static unsigned long parisc_tlb_flush_threshold __read_mostly = FLUSH_TLB_THRESHOLD; 387static unsigned long parisc_tlb_flush_threshold __ro_after_init = FLUSH_TLB_THRESHOLD;
388 388
389void __init parisc_setup_cache_timing(void) 389void __init parisc_setup_cache_timing(void)
390{ 390{